

Laboratoire de Physique Corpusculaire de Clermont-Ferrand



A 10-bits pipeline ADC dedicated to the VFE Electronics of Si-W Ecal

<u>Laurent Royer</u>, G. Bohner, R. Cornat, P. Gay, J. Lecoq, S. Manen IN2P3/LPC Clermont-Ferrand in Collaboration with LAL (Orsay)



Linear Collider Workshop – Hamburg 2007





Sandwich structure of: thin wafers of silicon diodes (~200 μm)

& tungsten layers

- High granularity : diode pad size of 5x5 mm²
- High segmentation : ~30 layers
- Embedded VFE electronics





Large dynamic range:

Zero suppress on-chip

 \rightarrow Auto-trigger on $\frac{1}{2}$ MIP

Front-end embedded in detector

Ultra-low power : 25μ W/ch max.

 \rightarrow power pulsing: ON 2ms - OFF 198 ms

2.10⁸ channels (5x5 mm² pads)

Precision of 8 bits

 \rightarrow Compactness

 \rightarrow 0.1 MIP to 3000 MIP \rightarrow 15 bits

Ecal VFE Electronics: requirements

Ultra-low

POWER

is the

KEY issue

(C. de la Taille)





General ADC pipeline architecture



- The conversion operation is divided into *m* steps, with *m* the number of bits of the output code. The most significant bits are resolved in the first step, and the least significant bits are resolved in the last step.
- Each step is processed by a dedicated stage; *m*-bits ADC \rightarrow *m* stages
- Each stage converts the input signal into *n* bits (sub-ADC) and delivers an amplified residual voltage to the next stage.
- The Error Correction Logic Block processes the *m n*-bits to deliver the output digital code.

Linearity mainly affected by the comparator offset and the precision of the amplifier gain.



Why two bits per stage ?



Algorithmic simulations Integral NonLinearity (INL)



Arch. w/ a resolution of 2 bits per stage but the combination "11" avoided \rightarrow 1.5 bit /stage









Amplifier and comparator







- Characteristics:
 - 10 bits → 10 stages
 - 1.5bit/stage and differential architecture
 - Technology: Austriamicrosystems CMOS 0.35µm
 - Power supply: 5V (digital: 2.5V)
 - Clock (sampling) frequency: 4 MHz (MS/s)
 - Die area: 1.2 mm²







Test Bench:

- Generic board for ADC tests
- Analogue signal generator: DAC 16 bits (DAC8830)
- PC/LabView Slow Control through USB interface
- Data processing with Scilab package







The Integral Non-Linearity (INL) refers to the deviation, in LSB, of each individual output code from the ideal transfert-function value.





This Differential Non-Linearity (DNL) is defined as the difference between an actual step width and the ideal value of one LSB.









Consumption ("the key issue")



- Dynamic consumption : 35 mW (clock @ 4MHz)
- Conversion time: 1 clock period = 250ns
- Assuming:
 - 128 channels per VFE chip
 - 1 ADC per chip
 - 5 events max per channel (memory depth)
 - With power cycling, the integrated consumption per channel of the A/D conversion can be estimated by:

 $\frac{Pw \times Tconv \times Mem.}{Time_cycle} = \frac{35mW \times 250ns \times 5}{200ms} = 0.22 \ \mu\text{W/ch}$ with $\frac{Pw: \text{ power cons. of one channel}}{Tconv: \text{ time for one conversion}}$ $\frac{Mem: \text{ memory depth of one channel}}{Time_cycle: \text{ time between two trains}}$

The ON-setting time and pipeline latency effects can be neglected.

L.Royer







ADC measured performance ADC requirements ADC: precision of 10 bits INL:-0.70/+0.85 LSB 10 bits ADC precision • Noise: <0.5 LSB DNL: -0.46/+0.56 LSB One pipeline ADC per chip (128 ch) Compactness Die area of 1.2mm² for 128 ch. Total cons. of VFE: Power cons.: 0.22μ W/ch $25 \,\mu$ W/ch max $\Rightarrow \approx 1\%$ total power of one channel

- Foreseen improvements:
 - Reduce power supply voltage (power cons.) from 5V to 3.5V (from 35mW to 25mW)
 - Increase precision to 12 bits in order to have only a bi-gain shaping
 - Implement and test the power pulsing







A Pipeline Analog-to-Digital Converter (ADC) dedicated to the Ecal Very Front-End Electronics of ILC



Linear Collider Workshop – Hamburg 2007













L.Royer

LCWS – Hamburg - June 2007





2 comparators and one amplifier per stage required
2 threshold voltages and 3 reference voltages required

