





# SPIROC tests @ DESY

Wei Shen (University of Heidelberg)  
Benjamin Lutz , Riccardo Fabbri (DESY)

# status of measurements – analog part

## Test setup:

Pulser + Coupling C +  
Oscilloscope



# outline



- **external trigger**
  - linearity puzzle
  - large feedback nonlinearity
  - track & hold
  - noise study
  - different feedback
  - different shaping time
- **auto-trigger**
  - jitter & trigger
  - inter-calibration

# **linearity puzzle (external trigger)**

# external hold - linearity

$$Q = C_c * V * 0.1, \quad C_c = 100\text{pF}$$

0.1 - 20dB attenuator




High Gain mode  
voltage-scan @  
50ns shaping time  
different feedback cap.  
peaking time not fixed

# external hold - linearity


both high & low  
gain path

non-linearity appears when  
operating at higher  
Feedback Capacitance

HG mode: Variable Capacitance: 700fF Shaping Time: 50ns




HG mode: Variable Capacitance: 1500fF Shaping Time: 50ns




# Analog output with external hold

HG & LG mode  
Peaking time  
increases with  
increasing  
input charge



# non-linearity puzzle


## ■ track & hold buffer




- buffer-nonlinearity reason:
1. parasitic capacitance  $\sim 1-2 \text{ pF}$
  2. small transistor in weak inversion as current source  
=> small slew rate  $1 \text{ mV / ns}$
- 
1. large bias current  $50 \mu\text{A}$
  2. small transistor in strong inversion leads to high  $V_{ds(\text{sat})}$   
=> first several pts are not linear

solution: decrease bias current of T&H buffer

# peak time puzzle



dummy switch




dummy switch designed  
for compensation of small  
signal channel charge  
injection

still need investigation in  
simulation

# Linearity Improvement


- after reducing the bias current of T&H buffer



- up to 700fF feedback linear
- peaking time fixed (from non-held signal), switch charge injection needs investigation



# **noise (external hold)**

## **SiPM 753 SPIROC HG 100fF 50ns external hold**




# noise study

chip output noise vs. different feedback capacitance



# noise vs. shaping time





signal decrease with  
shaping time : consistent  
with theory calculation  
and simulation

noise increase with shaping time  
not normal  
low frequency noise (from DAC  
noise ? )

# **auto-trigger mode**

# Auto-trigger mode




- \* Different threshold DAC values are set at the discriminator in the fast shaping line
  - ==> trigger time-walk(threshold)
  - ==> trigger jitter(noise)

# Auto-trigger mode

SiPM Gain –  $0.5 \times 10^6$

0.08pC – one pixel



Time walk small @  
threshold half a MIP



# Auto-trigger mode


standard dev. value

large at low threshold





# Auto-trigger mode

thermal noise spectrum with auto-trigger



# inter-calibration

- threshold level – s-curve (average value, gaussian noise)



# inter-calibration

- high and low path calibration (with auto-trigger)

$$LY[\text{pixel}] = \frac{Amip}{G} * I_{\text{inter-cali}}$$

$$I_{\text{inter-cali}} = \frac{A_{\text{calibration}}}{A_{\text{physics}}}$$

# conclusion

- linearity improved new buffer bias current
- peaking time need to be investigated
- time walk & jitter small at  $\frac{1}{2}$  MIP threshold

# outlook

- SPIROC1b : ADC conversion with external ramp