



SPIROC tests @ DESY



Wei Shen (University of Heidelberg)

Benjamin Lutz , Riccardo Fabbri (DESY)

status of measurements - analog part

Test setup:

Pulser + Coupling C + Oscilloscope



09/09/08

Common to the 36 channels

outline

- external trigger
 - linearity puzzle
 - large feedback nonlinearity
 - track & hold
 - noise study
 - different feedback
 - different shaping time
- auto-trigger
 - jitter & trigger
 - inter-calibration



linearity puzzle (external trigger)

external hold - linearity

$$Q=Cc*V*0.1, Cc=100pF$$

0.1 - 20dB attenuator

HG mode: Variable Capacitance: 100fF Shaping Time: 50ns



High Gain mode

voltage-scan @

50ns shaping time



different feedback cap.

peaking time not fixed

external hold - linearity

both high & low
gain path


non-linearity appears when
operating at higher
Feedback Capacitance



Analog output with external hold


HG & LG mode

Peaking time increases with increasing input charge



non-linearity puzzle

- track & hold buffer



buffer-nonlinearity reason:

1. parasitic capacitance $\sim 1\text{-}2 \text{ pF}$
2. small transistor in weak

inversion as current source

=> small slew rate $1 \text{ mV} / \text{ns}$

1. large bias current 50 uA
2. small transistor in strong


inversion leads to high

$V_{ds}(\text{sat})$


=> first several pts are not linear

solution: decrease bias current
of T&H buffer

peak time puzzle



dummy switch




dummy switch designed
for compensation of small
signal channel charge
injection

still need investigation in
simulation

Linearity Improvement


- after reducing the bias current of T&H buffer



- up to 700fF feedback linear
- peaking time fixed (from non-held signal), switch charge injection needs investigation



noise (external hold)

SiPM 753 SPIROC HG 100fF 50ns external hold





noise study

chip output noise vs. different feedback capacitance



noise vs. shaping time






signal decrease with
shaping time : consistent
with theory calculation
and simulation

noise increase with shaping time
not normal
low frequency noise (from DAC
noise ?)

auto-trigger mode

Auto-trigger mode




- * Different threshold DAC values are set at the discriminator in the fast shaping line
- ==> trigger time-walk(threshold) ==> trigger jitter(noise)

Auto-trigger mode

SiPM Gain – $0.5 \cdot 10^6$

0.08 nC – one pixel



Time walk small @
threshold half a MIP



Auto-trigger mode


standard dev. value

large at low threshold



Auto-trigger mode




thermal noise spectrum with auto-trigger



threshold set
in the pedestal peak

inter-calibration

- threshold level – s-curve (average value, gaussian noise)



inter-calibration

- high and low path calibration (with auto-trigger)

$$LY[\textit{pixel}] = \frac{A_{\textit{mip}}}{G} * I_{\textit{inter-cali}}$$

$$I_{\textit{inter-cali}} = \frac{A_{\textit{calibration}}}{A_{\textit{physics}}}$$

conclusion

- linearity improved new buffer bias current
- peaking time need to be investigated
- time walk & jitter small at $\frac{1}{2}$ MIP threshold

outlook

- SPIROC1b : ADC conversion with external ramp