

DAQ summary

Vincent Boudry
LLR, École polytechnique



IWLC'2010
CICG, Geneva
20/10/2010



DAQ activities


- Front-end electronics
 - ▶ Addressed in specifics talks ... or deeply embedded...
- DAQs for beams tests
 - ▶ Many systems
 - ▶ Integration to be started.... AIDA
 - ◆ VTX : EUDAQ (EUNET DAQ for the telescope)
 - ◆ Calo: CALICE DAQv2 (digital readout of technological prototypes of CALICE)
 - ◆ FCAL
 - ◆ LC TPC
 - ◆ SiLC
- Large Detectors
 - ▶ ILD
 - ▶ SiD
 - ▶ CLIC options (not yet)

"Virtual DAQ session"

Many scattered talks (~25) in :
ECFA parallel sessions:
VTX, Tracker, Calo
+ AIDA DAQ working session
+ 1 discussion in VTX session

Thanks to G. Eckerlin

Selection for mainstream
Apologies for forgotten R&D


- 
- Individual TB → technological prototypes
 - Combined TB

CALO Readout ASICs

CALICE

- Omega *ROC chips [CALICE]
 - ▶ SPIROC (36 ch SiPM AHCAL)
 - ▶ SKYROC2 (64 ch Si-W / ECAL)
 - ▶ HARDROC (64 ch SDHCAL RPC)
 - ▶ MICROROC (64 ch SDHCAL μ Megas or GEM)
- FNAL & ANL DCAL chips
 - ▶ DCALv8 (64 ch RPC & GEM DHCAL)
- SLAC KPiX chips
 - ▶ KPiXv7 64 ch
 - ▶ KPiXv9 512 ch
 - 1024 ch

- SiD Si-W ECAL
- GEM DHCAL
- SiD tracking
- SiD Muons




Second generation ASICs

Omega

FE electronics adapted for the ILC:

- Add **auto-trigger**, analog storage, digitization and token-ring readout !!!
- Include power pulsing : <1 % duty cycle
- Address integration issues asap
- Optimize commonalities within CALICE (readout, DAQ...)



Slide from Ch. de la Taille

Chip 0	Acquisition	A/D conv.	DAQ	IDLE MODE
Chip 1	Acquisition	A/D conv.	IDLE	DAQ
Chip 2	Acquisition	A/D conv.	IDLE	IDLE MODE
Chip 3	Acquisition	A/D conv.	IDLE	IDLE MODE
Chip 4	Acquisition	A/D conv.	IDLE	DAQ


1ms (.5%)	.5ms (.25%)	.5ms (.25%)	199ms (99%)
-----------	-------------	-------------	-------------

1% duty cycle 99% duty cycle




GEM-DHCAL/KPiX boards with Interface and FPGA boards

Test of KPiX7 with GEM

Andy White



- FE electronics
 - ▶ GaAs (BeamCal)
 - ▶ Si (LumiCal)
- 2 prototype ADCs (10bit ; $\sim 8\text{mW} / \text{MHz}$)
 - ▶ 3 prototypes en route
 - ▶ EUDET
- Multi-ch ADC SoC (AGH)
 - ▶ 8 ch
 - ▶ 1 GHz LVDS driver
- Readout
 - ▶ ZEUS telescope for TB
 - ▶ CALICE DAQ later ?



FPGA based DAQ for multichannel ADC SoC




- ADC readout DAQ utilizes:
 - Xilinx Virtex5FXT FPGA with embeded PowerPC 440
 - 64MB DDR2 SDRAM
 - GigaBit Ethernet
 - XilKernel & lwIP based software
- Capturing data from ADC up to 400 MHz in LVDS standard

Present **FPGA based DAQ** is a first step for **data concentrator**



LumiCal readout architecture




Spider (Silicon Pixel Detector R&D)

Steven Worm (RAL)

- “MAPS”
→ Calo (DECAL) & tracker (CHERWELL/2)
- TPAC SENSOR
 - ▶ 28K Pixels $50 \times 50 \mu\text{m}^2$
 - ▶ R/O @ 5 MHz, 30 bits in //
 - ▶ Readout by custom HW
+ **EUDAQ**

◆ Funding...



VTX FPCCD readout

Tomoyuki Saito (Tohoku U.)


- FPCCD (Fine Pixel CCD): $5 \mu\text{m} \times 5 \mu\text{m}$



- ILC compatible readout chip designed & tested
- Low noise ✓
- Readout speed → in next vers.


Requirements for FPCCD

- Readout speed $> 10 \text{ Mpix/s}$
 - ☛ All pixels is read out in the inter-train time.
- Noise level $< 50 \text{ electrons}$
 - ☛ Signal level is $\sim 500e$.
- Power Consumption $< 100 \text{ W}$ (16 mW/ch)
 - ☛ VTX is put in cryostat.



VTX: DEPFET collaboration


Jelena Ninkovic for the DEPFET Collaboration (www.depfet.org)





Auxiliary ASICs

DCDB (Drain Current Digitizer for BelleII)
Analog frontend and ADC

SwitcherB
Row control




AMS high voltage 0.35 μ m
Size $3.6 \times 2.1 \text{ mm}^2$
Gate and Clear signal
Fast HV up to 30V
Rad. Hard proven (36Mrad)



UMC 180nm
Size $3.3 \times 5.0 \text{ mm}^2$
Integrated ADC
Noise 40 nA
Irradiation up to 7Mrad

DHP (Data Handling Processor)
Data reduction and Processing





Switcher, DCD: Heidelberg U.
DHP: Bonn U., Barcelona U.

IBM CMOS 90nm
Stores raw data and pedestals
Common mode and pedestal correction
Data reduction (zero suppression)
Timing signal generation

WLC2010 19 Jelena Ninkovic, MPI HLL Munich

- CERN SPS H6 beam line 2008 and 2009
- stand alone DEPFET telescope and integration as a DUT in the EUDET telescope



EUDAQ

Emlyn Corrin (U. Geneva)

- a DAQ for EUDET telescope + *YourDevice*

- ▶ Readout of Mimosa [IPHC] sensors

- ◆ V22, 26,

- ▶ Plus plug-in for in test devices

- ◆ Many (≥ 29) user groups:
Calorimeters, DEPFET chips, ...

- ◆ Data collector as plug-in

- Nearing EUDET completion

- ▶ Stability & Usability

- ▶ User manuel




- Future:

- ▶ Monitoring via plug-ins

- ▶ JTAG Programming Sensors

- ▶ Better Data Collector

- ▶ ...



EUDET Telescope

Fortis

Emlyn Corrin, EUDET Annual Meeting, Hamburg, 29 Sept 2010


FACULTÉ DES SCIENCES



User Manual

- Finished (at last) early this year
- Recommended reading for anyone interested in EUDAQ

- EUDET Memo 2010-01
- <http://www.eudet.org/e26/e28/e86887/e86890/EUDET-Memo-2010-01.pdf>



LC TPC Front-End readout

3 existing readout ASICs

- ▶ T2K AFTER chip (Saclay)
 - ◆ 5 modules μ Megas
 - ◆ On going: 7 modules in Large MicroMegas TPC with better integrated electronics
- ▶ ALTRO (EUDET, Lund, CERN) : 16 ch
 - ◆ 3 modules "Double JGEM"
- ▶ TimePix (EUDET) ◆ Triple GEM


In devt

- ▶ S-Altro16 demonstrator chip (P. Aspell): 16 ch, "100 μ s @ 10 MHz" for ILC & CLIC → end 2010
 - ◆ → S-Altro 64 for GEM & μ Megas [in AIDA]
- ▶ Timepix2 (X.Llopart) → end 2011
 - ◆ HEP & non-HEP; 256×256 array; 1.5 ns resol
- ▶ LePix (W. Snoeys): \Rightarrow detector and readout: proof of principle in 2011 ?
 - ◆ Submicron CMOS (speed, rad hard, cost, low W, ...)

3 different DAQs

Summary: 7 modules & New T2K Electronics

FLAT ON THE BACK OF THE MODULE



Test 1 module with full chain early 2011.

Build in a quasi-industrial process 9 modules in 2011, and characterize them.

Perform multi-module tests in 2012 and following years.

Use the same cards for a power-pulsing test in the DESY 5T magnet.


Oct. 20, 2010

7 Micromegas modules - LCWS Geneva

12



TimePix and T-GEM Module



J. Kaminski, Univ. of Bonn

Oct. 20, 2010



Klaus Dehmelt

16

IWLC 2010

Front-End readout chip

- ▶ 2 existing
- ▶ 1 in dev spec. for ILC
- ▶ Reflexion for CLIC

DAQ HW:


- ▶ DAQ Hardware ToolKit (part of EUDET)

DAQ SW: NARVAL for new ASICs

- ▶ ADA + C/C++

DAQ software (new for new FEE readout system)

LPNHE
Laboratoire de
Physique Nucléaire
et des Hautes Énergies



NARVAL:

- o Distributed DAQ written in ADA language
- o Divide the acquisition into activities called actors (ADA)
- o 3 basic actors:
 - ▶ Producers
 - ▶ Filters
 - ▶ Consumers
- o Dedicated Libraries in C/C++/ADA
- o High Flexibility with very simple scripts & xml files

2 other DAQ lines used by SiLC based on system were developed by other experiments (synergy)

- ▶ APV25 based => hardware & software developed for CMS & also BELLE application.
- ▶ ALIBAVA developed by Liverpool, CNM-Barcelone and IFIC Valencia (ATLAS et al.)



F.E.E. General description

Baseline: Full readout chain integrated in one chip developed in two steps

- ▶ Preamplifier-shaper
- ▶ Sparsification analogue sums : Trigger decision on
- ▶ Sampling pipe-line : 8-deep sampling analogue
- ▶ Analogue event buffering: : Occupancy: 8 deep event buffer
- ▶ On-chip digitization : 8-bit ADC
- ▶ Calibration and calibration management
- ▶ Full digital handling of the chip running operation
- ▶ Power switching (ILC duty cycle)
- ▶ Fault tolerance



In addition: two "conventional" FE ASIC: VA1' and APV25

*Developed up to now: the ILC case (slow machine)
starting the work on the fast cycle case (see later)*

DAQ Electronics



VA1' ASIC used as reference devices



DAQ merging in AIDA (FP7)

- Combined beam tests ≥ 2013

- VTX + TPC + SiTR + FCAL and/or CALOs
 - AIDA DAQ session + discussion on VTX session

- “merge” of

- EUDAQ
 - CALICE DAQv2

- Interface the others

- Extend functionalities

- EUDAQ TLU2

- Beam Interface (HW and SW)

◆ CERN, DESY

- Speed

◆ ACTA testing

◆ FW Event Builder

- Exercise for large detectors (ILD)
- Synergies (manpower is scarce)

WP8.6.2: Common DAQ for combined TB

Task leader: V Boudry (LLR), E. Corrin (U. Geneva)

Provide a uniform control and acquisition framework allowing for the integration of most ILC R&D components in a combined beam test

Main components are

- EUDET telescope
- CALICE prototypes
- FCAL calorimeters
- Silicon trackers
- TPC readout units

Deliverables :

- T0+20 : specification documents (common interfaces/infrastructure To LC beam tests)
- T0+46 : Report on performance & use in beam test


The integration will include SW and HW (sync) components and the beam line Interfaces based on EUDAQ and CALICE DAQv2.

EUDAQ Trigger and Logic Unit



Main users: all devices needing integrated tests WP9.5 (set-up for High Granular Calorimeters)

Vincent.





Experiments FE integration & DAQ

DAQ Front-End integration

- **ILD**
 - ▶ Calo well advanced (easiest ?)
 - ▶ SiLC → scheme in progress
 - ▶ LC TPC in progress during the last months (FE integration)
 - ▶ VTX (& FCAL) needs efforts
- **SiD (personal impression)**
 - ▶ (almost) Achieved VFE grand unification!!
 - ▶ R&D going on but integration needs efforts

Rate estimations

- ▶ Waiting for updated physics, machine and beam background
- ▶ Work on-going (for the DBD and CLIC CDR)



What is needed for the DBD

- For the DBD, there are new bench-marks
- at other E_{CMS}
- The Baseline Assessment issue has been added to the list of tasks.
 - Time-line
 - 1st BAW in Sep (KEK) and 2nd BAW in mid. Jan (SLAC).
 - Physics/Detector groups are expected to provide a report by 2nd BAW
- Machine backgrounds should be treated more in detail.
- The LHC runs.

M. Berggreen report from
common task group for generators

Lessons from CMS

Duccio Abbaneo (CERN)

- FE system
 - ▶ Hard coded ID → channel mis-ID ↘
 - ▶ Aim “spatial” quality
 - ▶ Discussion:
 - ◆ Optical links “perfect”
- Continuous data checking (10Mch)
- Connectivity is devil!!!
 - ▶ More integration ↔ Less flexibility ?
- Lot of lessons!!!
 - ▶ No more ring !!
 - ◆ Chip And Connection reliability
 - ▶ More slow control !!!
 - ◆ Never enough data $O(10^5)$

Reminder: ILD & SiD ~ 10^8 channels
Self triggering embedded electronics
with local memory → uncontrolled electronics
as good as dead

Beware of low-tech stuff

- ◎ High-tech stuff (silicon sensors, microelectronics, optoelectronics...) is appealing and receives a lot of attention
- ◎ A lot of problems come from low-tech stuff
 - For the CMS TK:
 - Problems during production of FE hybrids and several PCBs
 - Most of missing channels come from
 - Faulty electrical connections
 - Leaking cooling pipes
- ◎ Anything that goes into the detector requires a high level of attention
 - Design, evaluation of components, even R&D
 - Strict quality control during production

Connectivity vs integration

- ◎ Connectivity is the devil
 - Connections are by far the major source of lost channels
 - A functional test is in most cases not enough
 - And it is in most cases all what can be done...
 - Expect to loose channels later
- ◎ Connectivity in a complex architecture is a bigger devil
 - E.g. the ring architecture of our controls
 - Despite the “redundancy” (option to skip a faulty node)
 - No more “rings” in the upgrade
 - Ring architecture abandoned for controls
 - DC-DC converters preferred over serial powering
- ◎ A more integrated design can be the cure
 - But much less flexibility to implement solutions late in the game
 - More emphasis on early “system testing”
 - Need to freeze the system design earlier
 - Reduce opportunities to profit from late developments

10/21/2010

D. Abbaneo

53

Spy channel

- Provides direct access to the front-end raw data stream for a fraction of events during normal data taking (physics runs)
- Snapshots of events at ~ 0.3 Hz
- Full information available: raw data from all 9 M channels
- Used to monitor calibration under real conditions
- ◎ “Goldmine of possibilities for monitoring and debugging”

Conclusions

- Many R&D on sensors and associated Front-End readout
 - ▶ Merging in ASICs + FPGA for readout
 - ▶ Most adapted or ILC; Some work started for the CLIC conditions
- DAQs
 - ▶ EUDAQ for many VTX test (but not only): big success!!
 - ▶ CALICE DAQv1 & v2 → $\sim 1/2$ Mch
 - ▶ Manpower is scarce for online SW
 - ◆ Synergy needs action
 - ▶ Merging of (mostly ILD) DAQ in AIDA
 - ◆ EUDET + CALICE DAQ + ... → devt of utilities (\leftrightarrow machine interface)
 - ◆ “exercise” for HW & SW integration of ILD
- Large detectors
 - ▶ CMS: “Think very high reliability (almost spatial) & precise monitoring”
 - ▶ Update numbers (main uncertainty : machine bgd)

R&D test beams with add-hoc systems

SiD VTX: Chronopix

Specifications:

Detector sensitivity
10 $\mu\text{V}/e$ (eq. to 16 fF)
Detector noise
25 electrons
Comparator accuracy
0.2 mV rms (cal in each pixel)
Memory/pixel
2 x 14 (will be 4 x 14)
Designed for scalability
eg. No caps in signal paths
Provisionally use limited pixel active area
use processes without deep-p well



Status: First prototype (SARNOFF) tested, validates general concept, but improvements needed.

Second prototype: February 2011 after more design evolution and simulation - changes agreed with Sarnoff.

General idea (Sarnoff): get rid of n-wells absorbing signal electrons; build all electronics inside pixel only from nmos transistors sitting in shallow p-wells.



Oregon, Yale

UCSC, LBNL, CERN
collab KEK and
SOIPIX collab

Marco Battaglia

Tracking with Monolithic Pixel Sensors in SOI Technology

CERN Beam Test Setup



Beam test at SPS on H4 with 200 GeV π^- at beginning of September 2010;

Small telescope made of three planes of SOImager2 to study charge collection, single point resolution and efficiency as function of depletion voltage, one plane mounted on motorised rotation stage to study charge collection for inclined tracks;

Data acquisition performed using custom ADC+FPGA board, online cluster search using ROOT-based COOL program, tuple output converted to lcio, offline analysis performed with custom processors in Marlin;

Readout at 12.5 MHz corresponding to ~ 1500 frames/spill, operation at constant temperature $(20 \pm 1)^\circ$

LCIO output