# **Status of HV-CMOS submission in AMS350**

Raimon Casanova<sup>1</sup>, Ivan Peric<sup>2</sup> and Eva Vilella<sup>3</sup>





LIVERPOOL

<sup>1</sup>High Energy Physics Institute (IFAE) <sup>2</sup>Karlsruhe Institute of Technology (KIT) <sup>3</sup>University of Liverpool (UoL)

<sup>3</sup>vilella@hep.ph.liv.ac.uk

#### **Outline**

- 1. Architecture and floorplan
- 2. Pixel schematics and layouts
- 3. Simulations



-		— 19.56 mm —				
	Standalone nMOS matrix					
	Ar Flavour 1	nalog ma Flavour 2	t <b>rix</b> Flavour 3			
	<b>A</b> I Flavour 1	nalog ma Flavour 2	t <b>rix</b> Flavour 3			
	Standal	one CMO Flavour 4	S matrix			

3/20

#### Areas (from top to bottom):

- digital pixels with standalone readout
  - in-pixel nMOS comparator
- analog matrix
  - different flavours in terms of gain and speed
- analog pixels with standalone readout
  - CMOS comparator in the periphery

#### Main features:

- ams 0.35 µm High-Voltage CMOS (H35)
- submission through an engineering run
  - submission in September 2015
- different substrate resistivities
  - 20  $\Omega$ ·cm (standard value), 200  $\Omega$ ·cm, 1k  $\Omega$ ·cm



-	19.56 mm								
	Standalone nMOS matrix Flavour 5 Flavour 6								
	Ar Flavour 1	nalog mat Flavour 2	t <b>rix</b> Flavour 3						
	Ar Flavour 1	nalog ma Flavour 2	t <b>rix</b> Flavour 3						
	Standal	one CMO Flavour 4	S matrix						

4/20

#### Digital pixels with standalone readout:

- 16 rows x 300 columns standalone pixels
- in-pixel amplifier and nMOS comparator
- 2 flavours (150 columns each):
  - nMOS comparator
  - nMOS comparator with TW compensation
- readout with FEI4 (bump/capacitive coupling)
  or with digital block in the periphery of the
  matrix
- 1-to-1 connection of each pixel to its digital cell in the periphery
- Digital block with same functionality as in FEI3
  - time-stamp storage
  - pixel address generation



19.56 mm ─								
Standalone nMOS matrix								
Flavour 5 Flavour 6								
Ar Flavour 1	nalog mat Flavour 2	rix Flavour 3						
Ar Flavour 1	nalog mat Flavour 2	<b>rix</b> Flavour 3						
Standal	one CMO	S matrix						
	Standal Flavour 5 Flavour 1 Ai Flavour 1	19.56 mm Standalone nMO Flavour 5 Analog mat Flavour 2 Analog mat Flavour 2 Standalone CMO						

NIVERSITY

0 F

#### Analog matrix:

- 23 rows x 300 columns analog pixels
- in-pixel amplifier
- 3 flavours (100 columns each):
  - gain
  - speed
- readout with FEI4 (bump/capacitive coupling)
- 2 analog matrices, same idea, mirrored

-		— 19.56 mm —				
	Standalone nMOS matrix Flavour 5 Flavour 6					
	Ar Flavour 1	nalog ma Flavour 2	t <b>rix</b> Flavour 3			
24.56	Ar Flavour 1	nalog ma Flavour 2	t <b>rix</b> Flavour 3			
	Standal	one CMO Flavour 4	S matrix			

6/20

#### Analog pixels with standalone readout:

- 16 rows x 300 columns standalone pixels
- in-pixel amplifier and CMOS comparator in the periphery
- readout with FEI4 (bump/capacitive coupling)
  or with digital block in the periphery of the matrix
- 1-to-1 connection of each pixel to its digital cell in the periphery
- Digital block with same functionality as in FEI3
  - time-stamp storage
  - pixel address generation





# **Pixel demonstrator - Sensor cross-section**



#### • <u>Pixel pitch is 50 μm x 250 μm</u>

- Discontinuous DNTUBs (where possible)
- DPTUB guard rings (HV) of 2 neighbouring pixels are overlapped
- Sensor with round shaped corners to avoid electric peak fields
- Guard rings are thick and uniform
- Transistor areas are covered with metal for shielding









# **Pixel demonstrator - Pixel layout (analog)**

 $\overline{\text{MET1}} \rightarrow \text{in-pixel connections}$ 

#### Pixel size is 50 $\mu$ m x 250 $\mu$ m MET2 $\rightarrow$ bias lines (V) + shielding





# Pixel demonstrator - Pixel layout (stand CMOS)

MET1  $\rightarrow$  in-pixel connections

Pixel size is 50  $\mu$ m x 250  $\mu$ m MET2  $\rightarrow$  shielding



- Pixel area is equal to analog pixels, standard CMOS comparator in the periphery.



### **Pixel demonstrator - Shielding**



#### **Standalone CMOS**





#### **Pixel demonstrator - Time walking compensation**

#### • <u>Discriminator</u>:

- nMOS comparators inside the pixel area.
- Low and high energy particles generate signals that cross the threshold voltage at different times (also the response time of the electronics is dependent on the signal strength). This time difference is the time walk.
- Idea of time walk compensation → The propagation time through the comparator is independent of the amplitude of the signal generated by the sensor.





#### **Pixel demonstrator - Pixel layout (stand nMOS)**

Pixel size is 50 µm x 250 µm



VERPO

#### Pixel demo - Pixel schematic (stand nMOS with TW)

Pixel size is 50  $\mu$ m x 250  $\mu$ m





#### **Pixel demonstrator - Simulations (analog)**

Cell	Node	V <sub>min</sub> (V)	V <sub>max</sub> (V)	∆V (V)	t <sub>rise</sub> (ns)	Noise (V)
ANA1	SFOut	1.30378	1.35076	0.046982	38.48	0.00463
ANA1	SFOut	1.30368	1.33317	0.029492	73.14	
ANA1	OutB	1.83829	1.58659	0.251700	44.21	
ANA1	OutB	1.83903	1.68523	0.153798	75.78	
ANA2	SFOut	0.49654	0.58362	0.087078	24.71	0.01047
ANA2	SFOut	0.49656	0.55297	0.056410	50.00	
ANA2	OutB	1.83830	1.32186	0.516440	24.98	
ANA2	OutB	1.83904	1.51890	0.320140	51.12	
ANA3	SFOut	0.49654	0.52498	0.028445	12.28	0.00390
ANA3	SFOut	0.49656	0.51574	0.019178	26.04	
ANA3	OutB	1.83829	1.70113	0.137154	14.02	
ANA3	OutB	1.83904	1.74662	0.092413	29.66	
	Cell ANA1 ANA1 ANA1 ANA1 ANA2 ANA2 ANA2 ANA2	CellNodeANA1SFOutANA1SFOutANA1OutBANA1OutBANA2SFOutANA2SFOutANA2OutBANA2OutBANA3SFOutANA3SFOutANA3OutB	CellNode $V_{min}$ (V)ANA1SFOut1.30378ANA1SFOut1.30368ANA1OutB1.83829ANA1OutB1.83903ANA2SFOut0.49654ANA2OutB1.83830ANA2OutB1.838304ANA3SFOut0.49654ANA3SFOut0.49656ANA3OutB1.83904ANA3OutB1.83829ANA3OutB1.83829	Cell      Node      Vmin (V)      Vmax (V)        ANA1      SFOut      1.30378      1.35076        ANA1      SFOut      1.30378      1.35076        ANA1      SFOut      1.30368      1.33317        ANA1      OutB      1.83829      1.58659        ANA1      OutB      1.83903      1.68523        ANA2      SFOut      0.49654      0.58362        ANA2      SFOut      0.49656      0.55297        ANA2      OutB      1.83830      1.32186        ANA2      OutB      1.83904      1.51890        ANA3      SFOut      0.49654      0.52498        ANA3      SFOut      1.49654      1.51890        ANA3      SFOut      1.49654      1.51890        ANA3      SFOut      1.49654      1.5174        ANA3      OutB      1.83829      1.70113        ANA3      OutB      1.83904      1.74662	CellNodeVmin (V)Vmax (V)ΔV (V)ANA1SFOut1.303781.350760.046982ANA1SFOut1.303681.333170.029492ANA1OutB1.838291.586590.251700ANA1OutB1.839031.685230.153798ANA2SFOut0.496540.583620.087078ANA2SFOut0.496560.552970.056410ANA2OutB1.838301.321860.516440ANA2OutB1.839041.518900.320140ANA3SFOut0.496560.515740.019178ANA3OutB1.838291.701130.137154ANA3OutB1.839041.746620.092413	CellNodeVmin (V)Vmax (V)ΔVtrise (N)ANA1SFOut1.303781.350760.04698238.48ANA1SFOut1.303681.333170.02949273.14ANA1OutB1.838291.586590.25170044.21ANA1OutB1.839031.685230.15379875.78ANA2SFOut0.496540.583620.08707824.71ANA2SFOut0.496560.552970.05641050.00ANA2OutB1.838001.321860.51644024.98ANA2OutB1.839041.518900.32014051.12ANA3SFOut0.496560.515740.01917826.04ANA3OutB1.838291.701130.13715414.02ANA3OutB1.839041.746620.09241329.66

- Simulations with a resistivity of 20  $\Omega$ ·cm and a signal of 600 e-.



#### **Pixel demonstrator - Simulations (stand nMOS)**



- Simulations with a resistivity of 20  $\Omega\cdot cm.$ 

#### - Signal of 750 to 4500 e-.

Sig (σ)	Node	V <sub>min</sub> (V)	V <sub>max</sub> (V)	∆V (V)	t <sub>rise</sub> (S)	peak (s)	t <sub>fall</sub> (s)	noise (V)	t <sub>hr</sub> (V)
0.5	SFOut	0.723	0.845	0.121	33.5n	66.49n	1.015µ	0.019	0.032
0.5	SFOut	0.723	0.995	0.271	149.7n	243.66n	2.01µ	0.011	0.032
0.5	OutB	2.808	1.135	1.673	14.52n				
0.5	OutB	2.809	1.172	1.636	40.21n				
3	SFOut	0.723	1.540	0.816	40.19n	87n	2.65µ	0.019	0.032
3	SFOut	0.723	1.474	0.751	103.67	197.47	3.60µ	0.019	0.032
3	OutB	2.808	1.135	1.673	13.38n				
3	OutB	2.808	1.170	1.638	40.82n				



### **Pixel demonstrator - Simulations (stand nMOS)**



TW = 14.87 ns (Resistivity = 80 Ω·cm) ≈ 25 ns (25 ohm·cm) < TW < ≈ 4 ns (1k ohm·cm)



# **Backup slides**



### **Pixel demonstrator - Pixel schematic (stand CMOS)**

- Pixel area is equal to analog.
- Comparator:







#### **Pixel demonstrator - Pixel schematic (stand nMOS)**





#### Pixel demo - Pixel schematic (stand nMOS with TW)



