


# Development of Readout ASIC and Sensor for FPCCD Vertex Detector

E.Kato, H. Sato, H.Ikeda, K Itagaki,  
A.Dubey, A.Ishikawa,T.Saito,  
Y.Sugimoto, Y.Takubo, H.Yamamoto

# FPCCD features

## ■ vertex detector

- High impact parameter resolution
- Accurate tracking



## ➤ Finely segmented pixel

## ■ FPCCD(FinePixelCCD)vertex detector

pixel size  $5 \times 5\mu\text{m}^2$

thickness, epi :  $15\mu\text{m}$ , Si  $50\mu\text{m}$

fully depleted

3 doublet geometry

inter train readout

total # pix:  $1.6 \times 10^{10}$


- ➡ high position resolution
  - ➡ faint signal
  - ➡ low multiple coulomb scattering
  - ➡ high 2 track separation
  - ➡ BG resilient
  - ➡ no beam induced RF noise
  - ➡ high speed readout
- TOPIC**

# Requirements for CCD and readout ASIC

3

## ■ readout speed > 10Mpix/sec

- Readout all pixels within Inter train time(200ms)



## ■ signal meas. accuracy < 50 e-


- Faint signal level : ~500 e-
- Noise + AD conversion accuracy < 50 e-

## ■ power consumption < 6mW/ch (ASIC)



< 10mW/ch (CCD)

- Placed in -40°C cryostat(-40°C)
- Total power consumption <100W

➤ Develop readout ASIC & CCD that satisfies all requirements




# ASIC Prototype



| Chip parameters            | 2 <sup>nd</sup> prototype | 3 <sup>rd</sup> prototype |
|----------------------------|---------------------------|---------------------------|
| process                    | 0.35um                    | 0.25um                    |
| Chip area                  | 4.3x4.3mm <sup>2</sup>    | 3.7x3.75mm <sup>2</sup>   |
| Gain coverage(from CCD)    | 12.5~200 (8 steps)        | 32~64(2 steps)            |
| # of channels              | 8ch                       | 8ch                       |
| Input capacitance from CCD | 20pF                      | 3.2pF                     |

## Channel design



# ASIC features & improvements1



## ■ Power consumption

- Meas. 30.6 mW/ch → simulation 4.8mW/ch (peak 5.4mW/ch)

## ■ INL(integral non linearity)

- Shows curvature in linearity. Caused upstream circuits.

INL 17% → < 2%



# ASIC features & improvements2


## ■ Radiation tolerance

- 3<sup>rd</sup> prototype implemented DICE FF: radiation hardened by design flip-flop with high single event effect(SEE) immunity.

## ■ baseband transmission


- 10Mpix/s = 100MHz ADC comparator CK
- Return zero → non return zero
- Longer high period(10ns), Easy sampling

2<sup>nd</sup> prototype: return zero



Measured LVDS output signal

3<sup>rd</sup> prototype: non return zero



# Setup

## VME based old system

readout board



## SEABAS2 based system

1GbE

Compact for beam test

Short cables + FFC  
higher Reliability@100MHz

## SEABAS2 based new system

readout board




Test board

Test pulse

CCD

ASIC



Clock module

2012/10/23

2012 LCWS12 Arlington

Test board

CCD




ASIC



# 2<sup>nd</sup> prototype ASIC

## Frequency dependence

- DNL@low frequency
  - DNL  $\pm 1$ LSB
  - MSB,2MSB displacement from bit weight
  
- DNL @high frequency (100MHz CK)
  - DNL  $\pm 3$ LSB
  - Due to displacement from bit weight, becomes meta-stable @ bit change. Thus causes bit jump @high freq.
  - Process change + Speed control @3<sup>rd</sup> prototype



# Measurement accuracy


■  $\text{meas. accuracy} = \sqrt{DNL^2 + pedestal^2}$

<For 2<sup>nd</sup> prototype> (input capacitance=20pF)

$\text{meas. accuracy} = \sim 16 \text{ e-}$  <30 e- required

<For 3<sup>rd</sup> prototype> (input capacitance=3.2pF)

$\text{meas. accuracy} = \sim 12 \text{ e-}$  <30 e- required



# CCD prototype

## ■ FPCCD sensor prototype

Hamamatsu Photonics 2phase transfer CCD

<Pixel size : 12umx12um>

- Chip size: 8.2mm(H)x7.5mm(V)
- thickness: epi layer 15um, Si total 50um
- # of channels : 4 ch


➤ Tested!!

< Pixel size : 6umx6um>


- Horizontal shift register size 6umx12um
- thickness: epi layer 15um, Si total 50um

➤ Working! Now testing with 3<sup>rd</sup> prototype ASIC

12um<sup>2</sup> prototype



6um<sup>2</sup> prototype




# **12 $\mu$ m CCD TEST WITH 2<sup>ND</sup> PROTOTYPE ASIC**

# Noise evaluation from pedestal distribution

## ■ dark current:

- hot pixel ( $Q_{\text{hotpixel}} > 5\sigma_{\text{ccd}} + \langle Q_{\text{ccd}} \rangle$ ) temporal, temperature dependence well understood
- dark current suppressed under ILC conditions (200ms, -40°C)


## ■ Pedestal distribution: $\sigma_{(\text{dummy pixel})} \doteq \sigma_{(\text{active pixel})}$ @ -40°C noise: ~55 e- (ASIC indep. test within 16e-)



# Sr90 $\beta$ -ray measurement


## ■ Setup

Irrad unit: select 2MeV  $\beta$ -ray



## ■ Sr90( $\sim 10^\circ\text{C}$ , 2.5Mpix/s)

- Checked charge distribution with 2MeV  $\beta$ -ray
- Few charge leakage to adjacent pixels.



# Fe55 X-ray measurement

## ■ setup



— irrad time 10s, -40°C, 3000 frames

## ■ S/N : 37



Single pixel hit extraction

## ■ energy resolution: 120 eV

Single pixel hit



➤ Highly sensitive, low noise detector!




# CTI measurement with Fe55

## ■ CTI(Charge Transfer Inefficiency)

- For high sensitivity, we need high transfer rate(CTE)  
(CTI is degraded by radiation damage)

$$- CTI \equiv -\frac{1}{Q_0} \frac{dQ_n}{dn_x}$$

Section when evaluating horizontal transfer CTI




$Q_n$  : meas. signal level@ different regions

$Q_0$ : signal level @closest region


CTI : charge loss per transfer

$$Q_n = Q_0 - CTI * n_x$$

Section 1



Section 10




# CTI meas. results with Fe55


## ■ transfer efficiency

- No significant inefficiency was seen
- Transfer rate of most extreme pixel within 1ch ILC sensor module is 97.9 % (largest number of pixels)


Horizontal transfer



Vertical transfer



Sensor module



X coordinate

Y coordinate

| Direction  | CTI (per transfer)             | Total CTE (%)  |                 |
|------------|--------------------------------|----------------|-----------------|
| Horizontal | $(1.2 \pm 2.7) \times 10^{-6}$ | $98.0 \pm 6.0$ | 20,000 transfer |
| Vertical   | $(0.3 \pm 3.1) \times 10^{-5}$ | $99.9 \pm 0.4$ | 128 transfer    |

2012/10/23

2012 ILC/S12 Arlington

Transfer efficiency @  
most extreme pixel is  
97.9 %

# Summary & plan

## <SUMMARY>

- 3<sup>rd</sup> prototype ASIC is working!
- 12um CCD + 2<sup>nd</sup> prototype ASIC
  - Showed promising results
  - S/N, CTI, charge distribution etc
- more test will be done with new & improved 3<sup>rd</sup> ASIC + Finer segmented CCD.

## <PLAN>

- 3<sup>rd</sup> prototype 100MHz CK operation
- 6um CCD + 3<sup>rd</sup> prototype ASIC
  - Fe55 S/N
- Large wafer + 3<sup>rd</sup> prototype ASIC
  - CTI measurement