




DEPFET Active Pixel Sensors

- Status and Plans -



Ladislav Andricek for the DEPFET Collaboration (www.depfet.org)

● In Summary: Achievements and Status



DEPFETs for the ILC VXD



- ✓ Prototype System with DEPFETs (450 μm), CURO and Switcher
- ✓ many test beams @ CERN and Desy:
 - ✓ S/N ≈ 140 @ 450 μm \leftrightarrow goal S/N $\approx 20-40$ @ 50 μm
 - ✓ sample-clear-sample 320 ns \leftrightarrow goal 50 ns
 - ✓ s.p. res. with 24 μm pixels: 1.3 μm @ 450 μm \leftrightarrow goal $\approx 3..4$ μm @ 50 μm
- ✓ Thinning technology established, thickness can be adjusted to the needs of the experiment (~ 20 μm ... ~ 100 μm), design goal 0.11 % X_0
- ✓ radiation tolerance tested with single pixel structures up to 1 Mrad and $\sim 10^{12}$ n_{eq}/cm²

In this talk:






- Some new features of the latest DEPFET production
- Update on thinning/ladder R&D
- Next Steps

● The latest DEPFET Generation 'PXD5'

- Mostly use 'baseline' linear DEPFET geometry
- Build **larger matrices**
 - Long matrices (full ILC drain length)
 - Wide matrices (full Load for Switcher Gate / Clear chips)
- Try new DEPFET variants:
 - : reduce **clear voltages**
 - : Very **small** pixels ($20\mu\text{m} \times 20\mu\text{m}$)
 - : Capacitively Coupled Common Clear Gate
 - : Increase internal **amplification** (g_q)





● Capacitively Coupled Common Clear Gate



^{109}Cd spectrum (22keV, 6000 e $^-$)
taken with 128x64 matrix

Internal amplification g_q

$$g_q = \frac{dI_D}{dQ} = -\frac{\mu_p}{L^2} (V_{GS} - V_{th}) \quad (\text{neglecting short channel effects})$$




As long as noise is dominated by r/o chip \rightarrow S/N linear with g_q


PXD4 has $L=6 \mu m$, some matrices in PXD5 have now $L=4 \mu m$ \rightarrow expect factor 2 better S/N

● A new r/o chip - DCD

DCD: Drain Current Digitizer




Test chip DCD2: 6X12 channels




(Uni Heidelberg)

- : improved input cascode (regulated) and current memory cells
- : integrated 8bit current based ADC per channel, 12.5 MHz sampling rate but needs 600MHz Clock
- : designed for 40 pF load at the input (5cm Drain line), 12 μm r/o pitch
- : f/e noise: 34nA@40pF, 17nA@10pF, add 37nA for memory cells
 $\rightarrow 50\text{nA}@40\text{pF} \rightarrow \text{at } 40\text{pF with } g_q=500\text{pA/e} \rightarrow 100\text{ e- ENC in total}$
- : layout for bump bonding, rad. hard design
- : power consumption per channel 3.6 mW (measured)
- : digital hit processing done with 2nd digital chip (DHP)



● Thinning Technology



Compatibility with the main production line tested

So far for ILC:


- : mechanical samples
- : test structures (diodes) on SOI wafers

Presented the first time about 6 years ago, this technique found now its way into other projects:

- : production of thin (75 and 150 µm) ATLAS pixel sensors for sLHC
- : first production of Geiger-mode APDs on 70 µm top layer


Large area diodes

Alignment marks in BOX to find the partial p-implant after bonding



IR photo: 80 nm step in BOX

Implants like DEPFET config.




n⁺
p⁺
Al
SiO₂


unstructured n⁺ on top
structured p⁺ in bond region


Virtuoso® Layout Reading: TEST6_IIC wafer6_pBond_new_align layout
X: 2705.5 Y: 74904.9 (F) Select: 1 DRD: OFF dX: -97180.3 dY: 100302.0 Dist: 139658.52 Cmd: 3
Tools Design Window Create Edit Verify Connectivity Options Routing Help

Diodes with various areas



4 "full size" 1st layer ILC ladders 100x13 mm², 1 and 3 mm frame along the long side







● Large area diodes - characteristics






- Sensor + DCD + DHP → MultiChipModule (Ladder)


DEPFET Ladder




New DCD Hybrid (10 layers!!)



DCD full speed r/o system



● Baseline: Gold Stud Bump Bonding





- Capillary presses ball onto Al-bondpad and forms bump
- Ultrasonic to get Au-Al interconnection
- Weakening of wire for break point near the bump
- Pull up capillary, clamp and rip off wire to get tail for next flame-off



21.03.2006


Christian Kreidl

LS Schaltungstechnik & Simulation
Uni-Mannheim, Germany




DCD dummy chip and substrate
224 pads


SuS@Un-Hidelberg



SuS@Un-Hidelberg




● Baseline: Gold Stud Bump Bonding




- The next steps....


✓ steering chips Swticher




✓ sensor development




✓ thinning technology




✓ radiation tolerance




✓ r/o chips



✓ Simulation



✓ beam test



See DEPFET Backup Document
at www.depfet.org

Many years of R&D for the ILC VXD (see review fall 2007)

→The DEPFET is ready to be used in precision vertex detectors

● Super-B Factory at KEK

(Masa Yamauchi, Spring 2008)




KEKB Upgrade Plan : Super-B Factory at KEK


~2012

~202X

- Asymmetric energy e^+e^- collider at $E_{CM}=m(\Upsilon(4S))$ to be realized by upgrading the existing KEKB collider.
- Initial target: $10 \times$ higher luminosity $\approx 2 \times 10^{35}/\text{cm}^2/\text{sec}$
 $\rightarrow 2 \times 10^9 BB$ and $\tau^+\tau^-$ per yr.
- Final goal: $L=8 \times 10^{35}/\text{cm}^2/\text{sec}$ and $\int L dt = 50 \text{ ab}^{-1}$




Belle with improved rate immunity



Faster calorimeter with wave form sampling and pure CsI

Si vertex detector with very short strips and pixels!




Background tolerant small cell drift chamber



● The Vertex Detector at SuperBelle (LoI Layout)



- : 2 thin pixel layers at 1.3 cm and 1.6 cm (subject to optimization)
- : 4 layers with double sided Si-strip detectors
- : Angular coverage $17^\circ < \theta < 150^\circ$, slanted at the end



- From ILC to superKEKB → Pixel Size



Super KEKB is more challenging than ILC

	ILC	super KEKB
Occupancy	0.1..0.2 hits/ $\mu\text{m}^2/\text{sec}$	0.4 hits/ $\mu\text{m}^2/\text{sec}$ (initial)
Radiation	<100 kRad/year	> 1 Mrad/year
Duty Factor	1/200	~1


ILC needs excellent IP resolution over a large momentum range:

- : Low material → thin ladders down to the very forward region
- : Good single point resolution ($\sigma = 3..5 \mu\text{m}$) → small pixels ($24\mu\text{m}$)

superKEKB is dominated by low momentum tracks (< 1GeV/c):

- : Low material!!!
 - : but IP resolution always dominated by MS error (beampipe & $0.14\% X_0 \text{ Si} \rightarrow \sim 9 \mu\text{m}$ at 1 GeV/c)
- Modest intrinsic resolution of $\sigma \sim 10 \mu\text{m}$ sufficient: pixels could be larger

● ILC VXD → SuperBelle PXD



Some important numbers for the baseline layout:

four-fold read out	: frame rate 100 kHz, 80ns/row
sensitive region	: 1.15x7.25 cm ² (L1), 1.15x9.26 cm ² (L2)
material budget	: 0.15% X ₀ (incl. frame, chips, bumps)
power/module	: DEPFETs ~ 0.5 W
	Switcher ~ 0.2 W
	DCD ~ 3 W on each ladder end


Assumptions:

- : sensitive area of the first layer ladder: 1.15x7.25 cm²
- : support frame: 0.1+0.2 cm
- : Switcher-Sensor Interconnect: Gold stud bumps, one bump/side, $\Phi=48\ \mu\text{m}$
- : Switcher dimensions: 0.14x0.2 cm²
- : Number of Switchers: 16 (16x2 channels per chip – gate and clear)
- : Material reduction by frame etching: 1/3

Material is averaged over sensitive area!

option	Sens. Thickness (µm)	Sw. Thickness (µm)	Frame thickness	%X ₀
1	50	500	450	0.17
2	50	500	300	0.14
3	50	200	450	0.15
4	50	200	300	0.12
5	75	500	450	0.2
6	75	500	300	0.17
7	75	200	450	0.18
8	75	200	300	0.15

-towards sBelle ladders



- ✓ ASIC production: UMC, AMS, IBM, TSMC.... use the best available process
- ✓ DEPFET prototyping and series production of the sensors at the MPI Halbleiterlabor

● Summary

- : Tests of the latest DEPFET production are in full swing. We are looking forward to see the new features like capacitive coupling of the clear gate and shorter gate lengths in next year's test beam!
- : The DEPFET is ready to be used as a high precision vertex detector at SuperBelle. This Project will certainly **boost the R&D for ILC DEPFETs**. The next production (PXD6) will start January 2009 → the first **thin DEPFETs** for SuperBelle **and ILC!**

