

Latest Beam Test Results

of FONT4 ILC Intra-train Feedback Prototype

Philip Burrows

John Adams Institute

Oxford University

Feedback On Nanosecond Timescales

Philip Burrows
Glenn Christian
Hamid Dabiri Khah
Tony Hartin
Javier Resta Lopez
Colin Perry

Graduate students:
Christine Clarke
Christina Swinson
Ben Constance
Robert Apsimon
Douglas Bett


SLAC, KEK, DESY, CERN
P.N. Burrows




Beam-based feedback for LC

- **ILC luminosity goal 10^{34} / cm² / s**
3000 or 6000 bunches, spacing 150 - 300ns
→ **DIGITAL FB approach**
- **CLIC luminosity goal 10^{35} / cm² / s**
c. 100 bunches, spacing c. < 1ns
→ **ANALOGUE FB approach**


IP beam-based feedback for LC




Real engineering TBD






FONT4 ILC prototype at KEK/ATF



FONT4 ILC prototype at KEK/ATF




BPM processor



2005

P.N. Burrows



2006


8



2007

BDS/MDI, LCWS08 Chicago, 17/11/08

Digital Feedback Board



Kicker driver amplifier

Specifications:

- $\pm 15\text{A}$ (kicker terminated with 50 Ohm)
- $\pm 30\text{A}$ (kicker shorted at far end)
- 35ns risetime (to 90%)
- pulse length 10 μs (specified for 20-60 bunches)
- repetition rate 10 Hz


Outline design done in Oxford

Order placed with TMD Technologies Sept 06

Two prototype units delivered Dec 06

Tested numerous times with beam in 2007

and 2008



Latency estimate


- Time of flight kicker – BPM: 4ns
- Signal return time BPM – kicker: 10ns
- **Irreducible latency: 14ns**
- BPM processor: 10ns
- **ADC/DAC (3.5 89 MHz cycles) 40ns**
- **Signal processing (9 357 MHz cycles) 28ns**
- **FPGA i/o 3ns**
- Amplifier 35ns
- Kicker fill time 3ns
- **Electronics latency: 119ns**
- **Total latency budget: 133ns**

A photograph showing a green printed circuit board (PCB) labeled "TRACQ POWER" installed inside a vacuum chamber. The board is populated with various electronic components, including integrated circuits, capacitors, and connectors. A red arrow points to the board. To the left of the board is a large red component, possibly a power supply or a part of the chamber's structure. Various cables, including black and orange ones, are connected to the board and other components. The chamber's interior is metallic and has several bolts visible.



May 2008 Feedback Tests

1. Beam in fixed position: vary FB loop gain
2. Vary incoming beam position: optimise FB gain
nominal ± 150 μm range around zero
3. Leave beam free-running and correct w. optimal gain
 - gain settings: 1000 (low), 1500 (medium), 1700 (high), 2000 (v. high)
 - Two modes of feedback:
no delay loop, with delay loop
 - Data analysis in progress – all results preliminary!




Example (1) of May 2008 Results





Example (1) of May 2008 Results





Example (1) of May 2008 Results





Example (2) of May 2008 Results




Example (2) of May 2008 Results




Example (2) of May 2008 Results





Example (3) of May 2008 Results



Example (3) of May 2008 Results



Latency measurement




$$\begin{aligned} \text{Latency} &= 154 - \text{slack} \\ &= 132 \text{ ns} \\ &+ 8 \text{ ns } (1/Q) \end{aligned}$$

FONT bench test system

Manufacture synchronised ILC bunch-train, clocks, and trigger


Develop algorithms and program FPGA

Close loop



Trigger

Bunch



2.16 MHz

Diagnostic

BDS/MDI, LCWS08 Chicago, 17/11/08

FONT plans (1)

New ATF2 beamline being commissioned

Providing 'turn-key' bunch-by-bunch FB system for achievement of ATF2 goals:

35 nm beam spot


stabilisation at nanometer level at IP

**VITAL DEMONSTRATION OF FINAL-FOCUS
CAPABILITY FOR ANY FUTURE LINEAR
COLLIDER!**

ATF2 FB system

Dedicated system:


- **2 stripline kickers + fast drive amplifiers**
- **3 stripline BPMs + fast analogue front-end electronics**
- **9-channel digital FB processor**



ATF2 FB system

Dedicated system:


- **2 stripline kickers + fast drive amplifiers**
- **3 stripline BPMs + fast analogue front-end electronics**
- **9-channel digital FB processor**




ATF2 FB system

Dedicated system:

- **2 stripline kickers + fast drive amplifiers**
- **3 stripline BPMs + fast analogue front-end electronics**
- **9-channel digital FB processor**





Flexible FB / FF operation



Time of flight P2-K1 = 10.7 ns

Time of flight P3-K2 = 10.5 ns

Results of vertical position correction



Resta Lopez

Chicago, 17/11/08

FONT plans (2)

The next major development would be FB tests using a **long ILC-like train of 20-60 bunches**

(FONT4 amplifier was specified to allow this)

- Would allow us to make FB algorithms robust:
 - account for bunch-bunch correlations along train
 - adaptive gain as beam conditions change (drift)
 - incorporate feed-forward information from upstream
 - beam-related 'luminosity' signal for fast scanning?

FONT plans (3)

CLIC:

Simulations of luminosity performance of machine
Design of feedback and feed-forward systems

Phase stability of CLIC drive beam:
opportunity for prototyping + beam tests at CTF3