Status of SOI Pixels at KEK

Oct. 26, 2006

## Monolithic Pixel Detector in a 0.15µm FD-SOI Technology

## H.Aihara

## for

#### KEK Detector Technology Project : [SOIPIX Group]

Y. Arai, Y. Ikegami, H. Ushiroda,
Y. Unno, O. Tajima, T. Tsuboyama,
S. Terada, M. Hazumi, H. Ikeda<sup>A</sup>,
K. Hara<sup>B</sup>, H. Ishino<sup>C</sup>, T. Kawasaki<sup>D</sup>,
Gary Varner<sup>E</sup>, Elena Martin<sup>E</sup>, Hiro Tajima<sup>F</sup>,
M. Ohno<sup>G</sup>, K. Fukuda<sup>G</sup>, H. Komatsubara<sup>G</sup>, J. Ida<sup>G</sup>
KEK, JAXA<sup>A</sup>, U. Tsukuba<sup>B</sup>, TIT<sup>C</sup>,
Niigata U.<sup>D</sup>, U. Hawaii<sup>E</sup>, SLAC<sup>F</sup>, OKI Elec. Ind. Co.<sup>G</sup>

## 36x36 20µm



# **OKI Sol process**



http://www.okisemi.com/english/soi.htm

#### Photo of 200nm Sol

Process	0.15μm Fully-Depleted SOI CMOS process, 1 Poly, 5 Metal layers, MIM capacitor
SOI wafer (SOITEC)	Wafer Diameter: 150 mm $\phi$ , Top Si : Cz, ~18 $\Omega$ -cm, p-type, ~40 nm thick Buried Oxide: 200 nm thick Handle wafer: Cz>1k $\Omega$ -cm, 650 $\mu$ m thick
Backside	Thinned to 350 $\mu$ m, plated with AI (200 nm).



## SOI Pixel Process



(This figure is not to scale)



## Metal contact & p+ implant







## **Pixel Layout**









## <u>Summary</u>

- A first SOI Pixel Detector (32 x 32 pixel with 20 um x 20um size) was successfully fabricated and tested.
- The detector has sensors in high-resistive Si and CMOS circuit in lowresistive Si.
- The detector is fabricated in a commercial 0.15  $\mu$ m SOI CMOS process with 3 additional masks.
- Good images 'KEK06' with red laser light are taken.
- Signal for  $\beta$ -ray from <sup>90</sup>Sr is observed.
- Break down voltage of present sensor is about 100V and hot spot is identified.
- Back gate effect was obserbed. It is consistent with SPICE simulation, and studied with ENEXSS simulator.
- p+ implant near transistor greatly reduce the back gate effect.
- Next submission is scheduled in beginning of December.

### Next Submission Plan

Next submission is our own Multi Project Wafer run.

```
Design Dead line ~ Dec. 5
Chip Delivery ~ End of Next March
                                                 OKI
                                                                 reserved
                                               For Sale!
                                                                   -JAXA-
                                                          KEK
                                                                   -KĘK--
                                            KEK
!! Space is still available !!
                                                                   -KĖK---
                                                          KEK
2.5 x 2.5 mm<sup>2</sup> space ~ $18k
```

20mm