

# R&D Status/Plan for FPCCD VTX Detector


---

2007/5/31

Y. Sugimoto

KEK


@LCWS2007




# FPCCD Vertex Detector



- Accumulate hit signals for one train (2840 BX) and read out between trains (200ms) → Completely free from EMI
- Fine pixel of  $\sim 5\mu\text{m}$  (x20 more pixels than “standard” pixels) to keep low pixel occupancy
  - Spatial resolution of  $\sim 1.5\mu\text{m}$  even with digital readout
  - Excellent two-track separation capability
- Fully depleted epitaxial layer to minimize the number of hit pixels due to charge spread by diffusion
- Two layers in proximity make a doublet (super layer) to minimize the wrong-tracking probability due to multiple scattering
- Three doublets (6 CCD layers) make the detector (in GLD DOD)
- Tracking capability with single layer using hit cluster shape can help background rejection
- Multi-port readout with moderate ( $\sim 10\text{MHz}$ ) speed (Very fast readout ( $>50\text{MHz}$ ) not necessary)
- Simple structure → Large area
- No heat source in the image area




Size:  
 H;  $5\mu\text{m} \times 13000 = 65\text{mm}$   
 V;  $5\mu\text{m} \times 128 \times 16 = 10.24\text{mm}$




Layer	R (mm)
1	20 (18)
2	22 (20)
3	32
4	34
5	48
6	50

# Development of Fully-depleted CCD by HPK




- Confirmation of full-depletion using line-focused LASER
  - LASER light (532nm) focused to a thin (<pixel size) line was illuminated to CCDs slightly inclined w.r.t. CCD pixel grid → Effectively scan inside a pixel
  - Compare signal distribution between  $V_{\text{gate}} = -7\text{V}$  and  $V_{\text{gate}} = +6\text{V}$  during LASER illumination
  - If distributions are same, the CCD is fully depleted in both cases






Back-illumination




Gate




Back-illumination



# Potential v.s. Vgate





# Results





# S7170 Standard

- Back-illumination
- Low resistivity epitaxial layer → thin depletion layer
- S.N.: BF3-006









# S7170 Deep2



- Higher resistivity 30 $\mu\text{m}$  thick epitaxial layer
- SN; FF16-011





# S7170 SPL 15 $\mu$ m



- Higher resistivity 15 $\mu$ m thick epi-layer
- SN;11-12





# S7170 SPL 24 $\mu$ m

- Highest resistivity 24 $\mu$ m thick epi-layer
- SN; 22-20



# Conclusion



- Fully depleted epitaxial layer is the key issue of FPCCD vertex detector
- The signal distributions of a newly developed CCD, S7170-0909 SPL 24 $\mu$ m, at two different gate voltages of -7V and +6V during the LASER illumination were same
- From this result, we can conclude that S7170-0909 SPL 24 $\mu$ m is fully depleted even at the gate voltage of -7V
- Measurement of Lorentz angle and study of radiation hardness of this CCD are planned in this FY
- Fabrication of smaller pixel, multi-port readout CCD and ASIC for readout of the multi-port CCD are also planned in this FY