



Readout electronics for LumiCal detector


Marek Idzik, Krzysztof
Świentek, Szymon Kulis

AGH-UST Kraków




Outline

- ❑ Introduction
- ❑ Challenges for LumiCal electronics
- ❑ Readout architecture
- ❑ Front-end design & simulations
- ❑ ADC design & simulations
- ❑ Summary & milestones





FCAL architecture





LumiCal architecture



- ❑ LumiCal \Leftrightarrow 30-40 discs of silicon detectors
- ❑ Disc \Leftrightarrow 48 azimuthal (7.5°) sectors
- ❑ Sector \Leftrightarrow $R_{\text{in-out}} = 8-35 \text{ cm}$, built of ~ 100 radial pads
- ❑ Channel number estimation $2*30*48*100 \sim 300000$



Detector specifications

- Wide sensor signal range: from ~2 fC in calibration mode up to ~15 pC in physics mode
- High speed operation: ~300 ns between bunches and high occupancy
- Wide range of sensor capacitance: 10-100 pF
- Low average power dissipation requested



Challenges of LumiCal front-end


Large C_{det} range 10-100 pF

Calibration mode S/N~10 for MIP

Charge sensitive amplifier

$Q_{\text{max}} \sim 15 \text{ pC}$

$C_f \sim 10 \text{ pF}$



Calibration & Physics mode

Variable gain


$\Delta t \approx 300 \text{ ns}$, high occupancy

PZC + Shaper $T_{\text{peak}} \sim 60 \text{ ns}$




LumiCal readout architecture

- Front-end ASIC with ~32 channels
- One ADC serving 1-8 front-end channels
- No memory, direct transmission
- First prototypes in AMS 0.35 μm






LumiCal front-end electronics architecture




- Both Preamplifier and Shaper designed as folded cascode plus source follower

- Preamplifier: $C_f \sim 10\text{pF}$ (physics), $C_f \sim 0.5\text{pF}$ (calibration), $I_{\text{pre}} \sim 2.5\text{mA}$,
- Shaper: 1st order, $T_{\text{peak}} \sim 60\text{ns}$, variable gain, $I_{\text{sh}} \sim 0.5\text{mA}$






Front-end simulations




► Front-end response in calibration (mode0) and physics (mode1) mode for different C_{det}

► Output amplitude versus injected charge in physics mode






Alternative front-end Switched-Reset configuration




- ▶ Single stage
- ▶ Wide output range

Output amplitude vs Q_{in}
for different C_f






Layout of prototype front-end



We have just submitted prototype ASIC containing 8 channels (preamp+shaper) with continuous shaping and 4 channels with switched-reset



ADC architecture




Pipeline advantages

- 10 bit pipeline ADC
- 1.5 bit stage configuration
- Fully differential architecture


- ▶ High throughput
- ▶ Robust
- ▶ Power efficient
- ▶ Reasonable area



1.5 bit stage architecture




Dynamic latch
comparators





Layout of ADC blocks



We have just submitted prototype ASIC
containing 8 pipeline 1.5 bit stages



Summary & milestones

- The work on LumiCal readout has only started
- Now - first prototypes of the front-end and ADC functional blocks are being submitted
- Our goal – prototypes of complete front-end and ADC ASICs in 2009