



AHCAL - DIF Interface

M. Reinecke









FEB

HEB Interconnection Concept

FEB



- **DIF** Detector Interface (Configuration and Operation)
- **CALIB** Light and/or Charge calibration and monitoring
- **POWER** Layer power and temperature monitors

Mezzanine setup allows independent development of different groups.

DES





DAQ and AHCAL Data Rate



FEB



FEB

Up to 24 SPIROCs (864 detector channels) in slow-control and readout chain (AHCAL).

A broken chip would disable the complete chain. Proposal:



If agreed, needs implementation in next ASIC versions!



Power Cycling (SPIROC)





- -SPIROC with 5 analogue stages : individual channel trigger, SIPM noise above threshold rate \approx 300Hz.
- -Power cycling <u>after</u> A/D conversion (sensitive analogue memory).
- -Sequential power cycling of digital part (≈10% of total power) during readout, controlled by readout token.



FEB

Assumption for SPIROC so far: $25\mu W$ per channel @ 1% duty cycle.

Proposed Power Cycle: 2.1ms all on (global signal ,pwr_on') + 6ms digital part on (per SPIROC, 5848 bits @ 1MHz, 5 analogue stages)

 \Rightarrow ok!

But: Power budget is impaired if more than 5 analogue stages are needed (due to e.g. SiPM noise rate, trigger scheme).

To be checked: Switch off before A/D conversion.



SPIROC - DIF Signalling

FEB

First ideas about signals between DIF and AHCAL slabs.

How many of the debug, power-cycling and reset signals are needed for production version?

Failsafe setup needed for Slow-Control and Readout?

We propose an enable signal to the power block in order to switch off a complete layer/slab.

Should we foresee a readback possibility of slow-control data?





DIF Signals - Common List

FEB

Category	Signal	Function	I/O for	Valid	ECAL	DHCAL	AHCAL
			slab	on	(SKIROC)	(HARDROC)	(SPIROC)
operation contro	1						
	reset*	global reset of complete ASIC	I	low	LVCMOS	LVCMOS	LVCMOS
commo	nrssianall	ist has been a	octal	hlick	O MOS	LVCMOS	LVCMOS
	Dignal G wr_on	power-cycling control for the digital part	-3 jui	nign	LVCMOS	LVCMOS	LVCMOS
•	Analog_pwr_on	power-cycling control for the analog part	Ι	high	LVCMOS	LVCMOS	LVCMOS
- clari	fy differe	ences and ana	logie	Sigot	f the c	letector	r conce
	ADC_pwr_on	power-cycling control for the ADC part	I	high	LVCMOS		LVCMOS
- crea	te a basis	s for the defi	nitio	nhigot	the C)IF tas	SLVCMOS
	start_conv_DAQ	start ADC conversion	I	high			LVCMOS
	no_trig	erase active analogue column	I	high			LVDS
	Val_Evt	external validation of event	I	high	LVDS	LVDS	LVDS
- enab	le discuss	ions on the n	proc	citv	ofmind	ividual	signals
Chub	RAZ_Chn	reset for internal KS flip flops (discriminator outputs)	seçs.	high	LVDS	LVDS	signuis
slow control							
	clk_sc	slow-control shift-reg. clock 1 MHz	Ι	rising	LVCMOS	LVCMOS	LVCMOS
	srin_sc (D_SC)	data input of slow control shift- regchain	I	high	LVCMOS	LVCMOS	LVCMOS
	srout_sc (Q_SC)	output of slow-control shift- regchain	0	high	LVCMOS	LVCMOS	LVCMOS
	load_sc	latch-command for slow control data	I	high			LVCMOS
	srin_sc_byp	bypass input of slow-control reg.	Ι	high			LVCMOS
	srout_sc_byp	bypass output of slow-control reg.	0	high			LVCMOS
readout							
	start_readout	token input of result data	I	high	LVCMOS	LVCMOS	LVCMOS



Redundancy proposal by M. Goodrick, Bart Hommels et al.

EUDET annual meeting – Paris



- First ideas about AHCAL-DIF setup have been collected. Now: discussions and coordination in DIF working group.
- The working group needs input and a final ,ok' from ASIC designers and "ILC users" about a proposed concept.
- Next step: Agreement on protocol for data transfer for the readout- and slow-control data.