

Omega

FEE TASK STATUS REPORT



EUDET annual meeting




16 October, 2007


Orsay MicroElectronic Group Associated

- PROBLEMATIC AND GOALS
- CHIP PRESENTATION
- SOME RESULTS




PROBLEMATIC AND GOALS






- Timing is the same for all detectors
- No external components
- Output is digital
- E

Very high integration
 No external components → system on chip
 No active cooling → power pulsing for ultra low




Time considerations

Omega




Read out : token ring




Chip 0	Acquisition	A/D conv.	DAQ	IDLE MODE	
Chip 1	Acquisition	A/D conv.	IDLE	DAQ	IDLE MODE
Chip 2	Acquisition	A/D conv.	IDLE	IDLE MODE	
Chip 3	Acquisition	A/D conv.	IDLE	IDLE MODE	
Chip 4	Acquisition	A/D conv.	IDLE	DAQ	IDLE MODE


CHIP PRESENTATIONS




The front-end ASICs : the ROC chips




SPIROC
Analog HCAL
(SiPM)
36 ch. 32mm²
June 07




HARDROC
Digital HCAL
(RPC, μ egas or GEMs)
64 ch. 16mm²
Sept 06



SKIROC
ECAL
(Si PIN diode)
36 ch. 20mm²
Nov 06




Block scheme of a ROC chip



One analogue channel (SKIROC)

Omega




SOME RESULTS



One MIP measurement (injected charge) in SKIROC

Charge measurement

Self trigger




POWER PULSING: Hardroc results



Maximum power available:




- 10 μW / channel with 0.5% duty cycle
- => $640\mu\text{W}/3.5\text{V} = \mathbf{180 \mu\text{A}}$ for the entire chip
- **OFF** = Ibias _cell switched off during interbunch:



- **BUT** a few forgotten switches...
 - Bandgap, some reference voltages not power pulsed
- **Easy to fix in the production version**

	ON	OFF
Vdd_pad	0	
Vdd_pa	5.8 mA	5.6 μA
Vdd_fsb	4.9 mA	65 μA
Vdd_d0	2.8 mA	78 μA
Vdd_d1	2.7 mA	0
Vddd+ vddd2	3.3mA	200 μA + 0 (CIK OFF)
Vdd_dac	0.77 mA	218 μA
Vdd_bandgap	5.05 mA	2.73 mA
Total (noPP)	25.3 mA	3.2mA
Total with 0.5% PP	125 μA	0 hopefully


Power pulsing: HARDROC settling time



ZOOM

- PWR ON: ILC like (1ms, 199ms)
- All decoupling capacitors removed
- PP of the analog part:
 - Input signal synchronised on PWR ON
 - Injection of 100fC, Threshold= 30fC
 - => **Awake time= 2 μs**
- Power pulsing of the DAC:
 - **25 μs (slew rate limited)**

- First measurement of four chips on the DHCAL prototype PCB (IPNL, LLR, LAL)



- The three calorimeters have a FE ASIC
 - HARDROC for the DHCAL
 - SPIROC for the AHCAL
 - SKIROC for the ECAL
- Some crucial points have been validated
 - Digital daisy-chain
 - Power Pulsing
 - Stand-alone capability (no external component)
- The production is foreseen mid'08
 - Very aggressive schedule
 - Still in the EUDET milestones