



# ***Progress report on LumiCal front-end electronics development***

Marek Idzik, Krzysztof Świentek

Szymon Kulis

AGH Kraków



# *Outline*

- Introduction
- Front-end design & simulations
- First measurements of front-end prototypes
- ADC design & prototype status
- Summary



# Challenges of LumiCal front-end


Large  $C_{\text{det}}$  range 10-100 pF

Test mode S/N ~ 10 for MIP

Charge sensitive amplifier

$Q_{\text{max}} \sim 10 \text{ pC}$

$C_f \sim 10 \text{ pF}$



Test & Physics mode

Variable gain


$\Delta t \approx 300 \text{ ns}$ , high occupancy

PZC + Shaper  $T_{\text{peak}} \sim 60 \text{ ns}$




# LumiCal readout architecture

- Front-end ASIC will contain 32-64 channels
- An ADC will serve ~8(1?) front-end channels
- First prototypes in AMS 0.35  $\mu\text{m}$






# Front-end electronics architecture



- Preamplifier:  $I_{pre} \sim 2.5\text{mA}$ , PMOS input,  $C_f \sim 10\text{pF}$  (physics),  $C_f \sim 0.5\text{pF}$  (test)
- Shaper: 1<sup>st</sup> order,  $T_{peak} \sim 60\text{ns}$ , variable gain,  $I_{sh} \sim 0.5\text{mA}$



► Both Preamplifier and Shaper designed as folded cascode plus source follower






# Front-end simulations

- ▶ Front-end response in test (mode0) and physics (mode1) mode for different  $C_{det}$




- ▶ Output amplitude versus injected charge in physics mode











# Alternative front-end Switched-Reset configuration



Switched-Reset configuration



Response in test (mode0) and physics (mode1) mode




► Output amplitude versus  $Q_{in}$  for different gain setting



# *Layout of LumiCal front-end ASIC*

Prototype ASIC containing 12 channels submitted in

June 2007





Pad Pitch 100  $\mu\text{m}$




# *First measurements*

- ❑ 40 ASICs received
- ❑ PCB designed & produced
- ❑ Setup in progress
- ❑ Tests with generator and external capacitance started




# *Pulse shape-passive $R_f$ in feedback*

RF (low gain)




Preamp+PZC & CR-RC  
Preamp with passive  $R_f$

RF HIGH GAIN



# *Pulse shape-MOS in feedback*


RF (low gain)



Preamp+PZC & CR-RC


Preamp with active MOS Rf

MOS HIGH GAIN



# Amplitude vs frequency


Rf (low gain)



Preamp+PZC & CR-RC


Preamp with passive  $R_f$

Rf (high gain)



# Amplitude vs frequency


MOS (low gain)



Preamp+PZC & CR-RC


Preamp with active MOS  $R_f$

MOS (high gain)



# Amplitude vs $Q_{in}$


Rf (low gain)



Preamp with  
passive  $R_f$


Preamp with  
active MOS  $R_f$

MOS (low gain)





# ADC architecture




## Pipeline advantages

- ❑ 10 bit pipeline ADC
- ❑ 1.5 bit per stage
- ❑ Fully differential architecture


- ▶ High throughput
- ▶ Robustness
- ▶ Power efficient
- ▶ Reasonable area



# 1.5 bit stage architecture



Dynamic latch comparators








# *Layout of ADC blocks*


Prototype ASIC containing 8 pipeline stages submitted in June



**Only pipeline stages.** No reference voltages. No digital correction. No ...




# *Setup in progress...*





# *First test attempts...*



Digital correction not applied properly

DC input signal

Other important setup problems (clk phase, etc...)



# ***Development status***

- ❑ First prototypes alive & ready to be tested!
- ❑ Measurements just started, quantitative results not yet available. ~2 months needed to complete tests.
- ❑ Some important issues (noise!) not yet touched
- ❑ Improvements in ADC setup needed for proper tests
- ❑ Discussion and decisions about future directions (i.e. sensor geometry, dynamic threshold?) needed



# *Summary & milestones*

- ❑ **June 2007 - first prototypes of the front-end and ADC functional blocks are being submitted**
- ❑ ~December 2007 - tests of prototypes completed
- ❑ ~March 2008 – ADC components completed, front-end including S/H completed, prototypes submitted
- ❑ ~October 2008 - tests of ADC and front-end completed, design of supporting circuitry (biasing, DACs,...)
- ❑ ~December 2008 - submission of complete front-end and ADC prototypes
- ❑ ~June 2009 - tests of prototype ASICs completed