

# Deep submicron readout chip development

**Jean-François Genat**  
**Thanh Hung Pham**

on behalf of

D. Fougeron,<sup>1</sup> R. Hermel<sup>1</sup>, H. Lebbolo<sup>2</sup>, R. Sefri,<sup>2</sup>

*<sup>1</sup>LAPP Annecy, <sup>2</sup>LPNHE Paris*

**SiD phone meeting August 3d 2007**


# Outline

- *Goals in CMOS 130nm*
- Present results
- Chip 2 and further tests
- Next chip

# Status and Goals

		This chip
• Full readout chain integration in a single chip		yes
- Preamp-shaper		yes
- Zero-suppression decision (threshold analog sums)		yes
- Pulse sampling: Analog pipe-lines		yes
- On-chip digitization: ADC		yes
- Buffering and pre-processing: Centroids, least squares fits		no
- Lossless compression and error codes		no
- Calibration and calibration management		no
- Power switching (ILC timing)		no
• CMOS 130nm	2006-7	yes
• CMOS 90nm 128 ch.	2008	-
• 512-1024 channels planned		4 channels

# Targeted



Amplifier: 30 mV/MIP gain

Shaper: 700ns-3  $\mu$ s

Sparsifier: threshold on analog sum

Sampler: 16-deep

ADC: 10-bit

Noise:

Measured with 180nm CMOS:

375 + 10.5 e<sup>-</sup>/pF @ 3  $\mu$ s shaping, 210 $\mu$ W power

# Front-end in 130nm

## 130nm CMOS:

- Smaller
- Faster
- Lower power
- Will be (is) dominant in industry
- (More radiation tolerant)

## Drawbacks:

- Reduced voltage swing (Electric field constant)
- Leaks (gate/subthreshold channel)
- Design rules more constraining
- Models more complex, not always up to date
- Crosstalk (digital-analog)

# UMC Technology parameters

	180 nm	130nm
• 3.3V transistors	yes	yes
• Logic supply	1.8V	1.2V
• Metals layers	6 Al	8 Cu
• MIM capacitors	1fF/mm <sup>2</sup>	1.5 fF/mm <sup>2</sup>
• Transistors	Three Vt options	Low leakage option

Useful for analog storage during < 1 ms



# 2006-7 Chips Summary

130nm

Under test

Chip #1 (4 channels)


- Preamp-shapers + Sparsifier
- Pipeline 1
- ADC
- Digital

(Almost) Under test

Chip #2 (One channel)

- Preamp-shapers + Sparsifier
- DC servo
- Pipeline 2
- DAC
- Test structures: MOSFETS, passive

# 4-channel chip



CMOS 130nm




# Outline

- Goals in CMOS 130nm
- Present results
- Chip 2 and further tests
- Next chip


# Silicon



180nm 130nm



Layout of the 130nm chip including sampling and A/D conversion




Picture

# 130nm chip

## LAYOUT :

Amplifier, Shaper, Sparsifier 90\*350  $\mu\text{m}^2$

Analog sampler 250\*100  $\mu\text{m}$




A/D 90\*200  $\mu\text{m}$

Layout of the 130nm chip including sampling and A/D conversion

# Outline

- Goals in CMOS 130nm
- Present results
- Chip 2 and further tests
- Next chip



# Linearities 180nm chip



# Chip 130nm


## MEASUREMENT : GAIN - LINEARITY

Preamp Output



Shaper output

Preamp and Shaper's Linearity



Preamp :


Gain = 27mV/MIP

Dynamic = 20MIPs (<1%)

Shaper :

Gain = 29mV/MIP

Dynamic = 20MIPs(<1%)



Preamp CR RC Shaper


Follower

Comparator



# 130nm chip noise results

Gain OK: 29 mV/MIP OK  
 Dynamics: 30 MIPS @ 5%, 20 MIPS 1% OK  
 Peaking time: .8 - 2.5 $\mu$ s (.7 - 3 $\mu$ s targeted)




Power (Preamp+ Shaper) = 245  $\mu$ W


Noise:	130nm @ 0.8 $\mu$ s :	850 + 14	e-/pF	245 $\mu$ W	(150+95)
	130nm @ 2 $\mu$ s :	625 + 9	e-/pF		
	180nm @ 3 $\mu$ s :	375 + 10.5	e-/pF	210 $\mu$ W	(70+140)



# Analog pipeline output




Simulation of the analog pipeline



Measured output of the ADC

1 ADU = 500  $\mu$ V

# ADC noise



# Outline

- Goals in CMOS 130nm
- Present results
- **Chip 2 and further tests**
- Next chip

# 130-1 tests to come

## Measure ADC extensively

- Linearities  
Integral, differential
- Noise  
Fixed pattern, random
- Speed: Maximum clock rate
- Effective number of bits

# 130nm Chip 2

LAPP Annecy le Vieux (D. Fougeron)

One channel test version in 130nm including:

- Preamp + shaper
- Improved pipeline (output buffer)
- Calibration channel (calibration caps)
- Calibration DAC

Chips presently under test

If OK, all analog blocks will be validated for a multi-channel version in 130nm aiming to read a real detector.

# 130-2 tests to come (LAPP Annecy)

Measure improved pipeline extensively

Denis Fougeron's (LAPP) design


- Linearities  
Integral, differential
- Noise  
Fixed pattern, random
- Speed  
**Maximum clock rate**
- Droop  
Hold data for 1ms at the ILC

# Outline

- Goals in CMOS 130
- Present results
- Chip 2 and further tests
- Next chip

# Power cycling

Switch the current sources between zero and a small fraction ( $10^{-2}$  to  $10^{-3}$ ) of their nominal values



This option switches the current source feeding both the preamplifier & shaper between 2 values to be determined by simulation.

Zero or a small fraction (0.1% - 1%) of biasing current is held during « power off ».

Zero-power option tested on 180nm chip with a 2 ms deadtime **under improvement**



# Chip 130nm-3

## Equip a detector

- Experience from lab test bench (laser + source) and 2007 beam-tests
- 130nm chips 1 + 2
- 128 channels with :
  - Preamp-shapers + sparsifier
  - Pipeline
  - ADC
  - Digital
  - Calibration
  - Power cycling

# Planned Digital Front-End

- Chip control
- Buffer memory
- Processing for
  - Calibrations
  - Amplitude and time least squares estimation, centroids
  - Raw data lossless compression
- Tools
  - Digital libraries in 130nm CMOS available
  - Synthesis from VHDL/Verilog
  - SRAM
  - Some IPs: PLLs
  - **Need for a mixed-mode simulator**

# Some issues with 130nm design

- Noise likely modeled pessimistic, but measured acceptable  
90nm could be less noisy (Manghisoni, Re, Perugia 2006)
- Lower power supplies voltages reducing dynamic range
- Design rules more constraining
- Some (via densities) not available under Cadence  
Calibre (Mentor) required.
- Low Vt transistors leaky (Low leakage option available at regular Vt)



Manageable, UMC design kits are user friendly,  
Europractice very helpful.

# 130-90nm noise evaluation (STM process)



## Noise and inversion region

*L. Ratti et al FE2006 Perugia*



- At low drain current both devices work in the weak inversion region  $\rightarrow$  channel thermal noise is roughly the same for both devices
- At high drain current, a significant difference in the channel thermal noise can be detected  $\leftarrow$  device from the 90 nm technology works closer to weak inversion region
- Better  $1/f$  noise performance provided by the STM 90 nm technology

## Conclusion

These CMOS 130 designs and first test results demonstrate the feasibility of a highly integrated front-end for Silicon strips (or large pixels), at:

- DC power under 500 $\mu$ W/ch
- Silicon area under 100 x 500  $\mu$ m<sup>2</sup>/ch

*The End ...*