



# *First measurements of LumiCal front-end prototypes*

Marek Idzik, Szymon Kulis

AGH Kraków



# Outline

- ❑ Introduction
- ❑ Front-end design & simulations
- ❑ First measurements
- ❑ Summary



# Challenges of LumiCal front-end


Large  $C_{\text{det}}$  range 10-100 pF

Test mode S/N~10 for MIP

Charge sensitive amplifier

$Q_{\text{max}} \sim 10 \text{ pC}$

$C_f \sim 10 \text{ pF}$



Test & Physics mode

Variable gain


$\Delta t \approx 300 \text{ ns}$ , high occupancy

PZC + Shaper  $T_{\text{peak}} \sim 60 \text{ ns}$




# LumiCal readout architecture

- Front-end ASIC will contain 32-64 channels
- An ADC will serve ~8(?) front-end channels
- First prototypes in AMS 0.35 μm






# Front-end electronics architecture




- Preamplifier:  $I_{\text{pre}} \sim 2.5\text{mA}$ , PMOS input,  $C_f \sim 10\text{pF}$  (physics),  $C_f \sim 0.5\text{pF}$  (test)
- Shaper: 1<sup>st</sup> order,  $T_{\text{peak}} \sim 60\text{ns}$ , variable gain,  $I_{\text{sh}} \sim 0.5\text{mA}$

► Both Preamplifier and Shaper designed as folded cascode plus source follower






# Front-end simulations




► Front-end response in test (mode0) and physics (mode1) mode for different  $C_{det}$

► Output amplitude versus injected charge in physics mode







# Alternative front-end Switched-Reset configuration



Switched-Reset configuration



Response in test (mode0) and physics (mode1) mode




- ▶ Output amplitude versus  $Q_{in}$  for different gain setting



# *Layout of LumiCal front-end ASIC*



Prototype ASIC containing 12 channels submitted in  
june 2007



Pad Pitch 100  $\mu\text{m}$


# First measurements

- 40 ASICs received
- PCB designed & produced
- Setup in progress
- Tests with generator and external capacitance started



# Pulse shape


RF (low gain)




Preamp+PZC & CR-RC

Preamp with CfRf


RF HIGH GAIN




# Pulse shape




Preamp+PZC & CR-RC  
Preamp with Cf-MOSf




# Amplitude vs frequency




Preamp+PZC & CR-RC  
Preamp with CfRf





# Amplitude vs frequency



Preamp+PZC & CR-RC  
Preamp with Cf-MOSf



# Amplitude vs Qin




# ***Summary***

- ❑ Measurements just started, quantitative results not yet available. 1-2 months needed to complete tests.
- ❑ Some important issues (noise!) not yet studied
- ❑ Discussion and decisions about future directions (i.e. dynamic threshold ?) needed



# ADC architecture




## Pipeline advantages


- ❑ 10 bit pipeline ADC
  - ❑ 1.5 bit per stage
  - ❑ Fully differential architecture
- ▶ High throughput
  - ▶ Robustness
  - ▶ Power efficient
  - ▶ Reasonable area



# 1.5 bit stage architecture




Dynamic latch  
comparators





# *Layout of ADC blocks*

Prototype ASIC contains 8 pipeline stages



Pad Pitch 100  $\mu$ m



# *Summary & milestones*

- Now - first prototypes of the front-end and ADC functional blocks are being submitted
- ~December 2007 - tests of prototypes completed, design of ADC, S/H
- ~March 2008 - submission of ADC prototypes and front-end prototypes including S/H
- ~October 2008 - tests of ADC and front-end completed, design of supporting circuitry (biasing, DACS,...)
- ~December 2008 - submission of complete front-end and ADC prototypes
- ~June 2009 - tests of prototypes completed