



# Micromegas panels

#### Status and plans

D. Attié, P. Colas, X. Coppolani, M. Dixit, M. Riallot, F. Sénée, S. Turnbull

Zeuthen, January 16, 2008

P. Colas - Micromegas panels

1

#### MICROMEGAS + RESIST. FOIL PANEL





### **Resistive coating**

- 3 techniques
  - Pursue resistive foil with a solid thermic glue foil (satisfactory, but difficult to couple with bulk technique)
  - Try resistive ink serigraphy (Rui de Oliveira, CERN)
  - Try photovoltaic techniques with vapour deposited thin layers (Neuchatel)
- Find the best way to ground the resistive coating on the panel perimeter, when needed
- This is a R&D, do not expect it works perfectly from first try.

#### **Connection to electronics**









#### Single-chip SiTPC 'diagnostic detector'

D. Attié, P.C,

J. Derré, M. Riallot





Deliverable for EUDET end 2007, Saclay responsibility. Equipped with a 20 micron SiProt resistive layer

In operation since mid-October, analysis started





## Multi-chip SiTPC panel



Deliverable for EUDET ('endplate infrastructure') end 2007, Saclay responsibility. Routing in progress, submission in 10 days

Need more chips to test it

End 2008: working multichip endplate (InGrid-equipped)



#### 8-TimePix panel (1 MUROS)





#### PCB structure

- 6 layers
- Details of vias, etc, decided in a meeting with CIRE on December 15
- several plain anode (dummy) modules ordered for tests (mechanics, bulk manufacturing, glueing)

Æ		FEUILLE D'EMPILAGE			BP	
		Epaisseur finale 3,2 +/- 10% fini	Epaisseur stratif théorique 3111 μm	Format		
Empliage SPCI			6200.000*00*001	Date de création:		11/01/2008
				Date de modifica	tion:	11/01/2008
Imposition	Epaisseur			Date d'édi	tion:	11/01/2008
client	théorique 12 μm 240 μm 35 μm 711 μm 35 μm 1080 μm	Mixte Mixte			1	
	35 µm 711 µm 35 µm	Mixte Mixte			4 5	
	240 µm 12 µm				6	

# Routing

- 2 routings in Progress (at Saclay and at CERN). Allows optimization of cross-talk, noise minimization, etc...
- CERN routing submitted before Christmas.
  Plan to review the progress on January 21st
- Saclay routing to be starting January 27 (review meeting on January 17 with Madhu Dixit at Saclay)

### Schedule

- Tests of the various methods for resistive layers and bulk fabrication : in progress with plain copper anodes. 5 'dummy' panels ordered before Christmas.
- Routings ready by end of February
- Submit PCB and get them back by March 20
- First detector ready by mid-April.
- Source tests, then cosmic tests, then beam tests this summer

#### end plate

Jerwin [info@hlxgroup.com]

A: Colas Paul

Cc:

Dear purchasing manager,

Thank you for reading this email despite your busy schedule.

We manufacture end plates which are used for spun concrete piles . We own two factories. Our company adheres to the policy of "good quality, reasonable price and on-time delivery" We enjoy this good reputation among our well-satisfied clients. Our products are of good quality, and more reasonably priced than others. As such, we are sure that you would be interested in our products if you need them.

A mail I got this morning

If you need more information or assistance, please don't hesitate to contact or email us.. We hope that we can start and establish a good business relationship with you now or in the near future. OEM service are welcome. You are welcome to visit our factory.

With much interest, we look forward to hearing from you.

Best regards Jerwin

Xiamen HengLiXing Imp&Exp Co.,LTD. Room2105 Dexin building Xianyue Road ,Siming District,Xiamen,China

Zeuthen, January 16, 2008 P. Colas - Micromegas panels