



**CALICE February 6<sup>th</sup>**  
**LPSC Grenoble**

# 16 bits $\Sigma\Delta$ DAC (submitted January 21<sup>st</sup>)




# 16 bits $\Sigma\Delta$ DAC Block diagram




# 12 bits, 30 MHz ADC pipeline




# DNL testing result




# Noise : 0.8 LSB



# Ramp simulation and testing results



measurement



simulation

# Capacitor layout : Matching problem in the first stage

