N 2 P 3



ECAL Electronics Status

Orsay Micro Electronics Group Associated



SKIROC measurement

Reminder : One channel



Pedestal dispersion

The pedestal measurement is coherent with what we expect : -No pedestal pattern (random values according to statistical dispersion) -Statistical dispersion equivalent to what we get with that technology



<u>Imega</u>

ADC meas



ADC meas



ADC noise – Gain 10



ADC noise – gain 10



•Pedestal is nicely random – no pattern

- •Noise is a bit higher on the border channels \rightarrow side effect to be understood
- •Mean noise is 4 ADC count $(1.4 \text{mV}) \text{MIP/Noise} \sim 8 \rightarrow \text{to be improved}$
- •Same results with analogue measurement \rightarrow ADC noise contribution OK

ADC Noise – Gain 1

Linearity with ADC

PCB design FEV 5 presentation

Characteristics of FEV5

- Designed for :
 - 6-inch wafers (4 wafers of 9*9cm)
 - − 0.5*0.5cm² pads \rightarrow 324 pads/wafer \rightarrow 1296 channels/PCB
 - Only 512 equipped with 8 Hardroc Chips
- New stitching :
 - No step, solder pins on top layer
 - Exact solder procedure to be defined (Patrick, Maurice, etc.)

PCB Design - London, 10th January

In fab : expected end of January

FEV5 : first thoughts

FEV5 : designed

17 March, 2008

Layout : general

I/O list

Conclusion

- PCB design
 - FEV5 engineering done
 - NOT SO EASY TO BUILD \rightarrow 2 months delayed !
 - Need a DIF to connect and test
 - No way to test without a DIF
 - First 8-hardroc chain
 - Opportunity to have 256 ch. Wafers ? (5.5mm pads)
- SKIROC measurement
 - First backup ADC measurement showing encouraging results
 - Digital operationnal, SCA meangement working fine
 - Some more measurement
 - Self trigger to be characterized
 - Improve a bit MIP/noise ratio on charge meas. path

<u>Imega</u>