



EUDET module - Electronics Integration

Mathias Reinecke

for the DESY AHCAL developers




Contents

- Next prototype : architecture
- HCAL Base Unit (HBU)
- Detector Interface (DIF)
- Calibration Module (CALIB)
- Power Supply Module (POWER)
- Timeline to prototype system




Next prototype: Architecture

FE




,final' design proposal

DIF in 1st step: Commercial FPGA Board
CALIB and POWER: Mezzanine Modules
HBU in final extension: 144 Tiles



first setup idea

HBU (slab)





HCAL Base Unit (HBU)

FE

Integrates 144 scintillator tiles with SiPMs (MGPDs), 4 SPIROCs and a calibration system (gain monitoring)


HBU prototype not in final height (current SPIROC: 4.3mm high, smaller package for next SPIROC in discussion)

All critical design features (e.g. cutouts for components in PCB) will be tested.

HBU design runs in parallel with SPIROC test and tile optimization
=> design time-schedule is not clear

Light-tight cassette for single HBUs (prototypes) in design.


Goal:





HBU Component Map Proposal


FE






HBU - Tile Integration



FE



Standard tile with SiPM, WLS and alignment pins



Special tile grouping needed for component placement on HBU.



Alternative' positioning of alignment pins possible? => more freedom for component placement and HBU inter-sizes (AHCAL stack: layer-to-layer variations of width).


Final tile dimensions are precondition for HBU layout generation.



HBU Calibration Systems I

FE


Concept under investigation at DESY: 1 LED per tile.
Concern: Fast LED trigger (transistor base) disturbs SiPM



First results (only few noise optimization): Single-photon-peak spectrum visible !!
⇒ Our LED driver design and PCB+SiPM setup is suitable.

Detailed analysis follow:
LED component-to-component spread (optical power), dynamic range, crosstalk.
=> [Wuppertal Univ.](#)

SER002, Slot 12, FE4, Chlp 0, Chan 17





HBU Calibration Systems II

FE

LED Light Calibration and **Charge Injection** for SPIROCs will be implemented.

Fast triggers (TCALIB) for both systems: differential to HBU (LVDS, 220cm slab length), level translation and fanout on HBU.

Maximum LED trigger rate: 200kHz

Power Dissipation of HBU calibration electronics:

326mW (LED system on HBU)

= 2.3mW per channel

= **23 μ W per channel @ 1% duty cycle (worst case!)**

calibration electronics is switched off when not needed!




Detector Interface - DIF

FE

AHCAL prototype **DIF** is based on commercial FPGA board.

DIF working group agreed on signal list and DIF-slab communication.



AHCAL DIF requires VHDL programming:

- adaptation of common FPGA firmware (B. Hommels et al., Cambridge),
- definition of AHCAL specific FPGA code (operation of CALIB module)

New developer for AHCAL DIF prototype: **Frantisek Krivan** (DESY FEA).




Detector Interface - DIF

FE

Commercial Spartan3
(Xilinx XC3S1500)
FPGA Board

Slots for mezzanines
(CALIB, POWER),
USB interface (Labview)

Board specs. have been
checked for suitability,
all pin lists are defined,
board has been ordered.





Calibration Module CALIB


FE

AHCAL prototype **CALIB**:
Operation of the AHCAL
light (LED-) calibration and
charge injection systems.

Contains Microcontroller (μC)
for slow control, temperature
readout, (layer-)power-supply switching.

CALIB module requires PCB board design and μC -programming.


New developer for AHCAL CALIB prototype: [Mourad Zeribi](#) (DESY FEB).





Calibration Module CALIB

FE





Power Supply Module POWER

FE


AHCAL prototype **POWER**:
Power supplies for detector slabs,
DIF and CALIB modules.

Regulators for ILC power cycling.

Filtering of the input voltages:
AHCAL: +12V, +6V, SiPM-bias (~+60V), GND

POWER module requires PCB board design.

New developer for AHCAL **POWER** prototype: [Hans Wentzlaff](#) (FEB).






Power cycling test setup

FE

Test of the ILC power cycling: Detector electronics (load) is switched from „off“ (no current) to „on“ (up to 3A load).
=> Oscillations on 2.20m-long power-ground system?

Test Setup

Regulator (DUT)
POWER module
emulator



Switch-Load input

Load (e.g. 1A)
and block caps
(e.g. 1 μ F)
„HBU“ emulator


Test by
H. Wentzlaff

Power and Ground Interfaces
(detector plane of 2.20m will be connected
in between here)



Power Cycling - Typical Result

FE




Voltage settling time of $\sim 20\mu\text{s}$ fits well to ASICs power-up time.
But: With block caps of $1\mu\text{F}$ on the HBUs, a longer settling time (+50%) has to be expected.



Power Supply Module POWER

FE




From H. Wentzlauff, DESY FEB) * gepulste Laständerung beim Betrieb

Equipment	Wentzlauff	DESY	FEB	Rev: A3	Rev: Revision
Drawn by:	Drususally	Notizenstraße 85		23607	Sheet 1 of 1
Changed by:	Changedly	Title: Calice_AHCAL_HEB_Power_Blockbild			
Date Changed:	05.03.2008	Board Nr.		Drawing Nr.	
Calice_AHCAL_HEB_Power_Blockbild SchDoc		Drawing Number			



Timeline (condensed version)

FE





Conclusion

FE

New people reinforce the prototype design at DESY.

Design proposals have been set up for the **prototype** modules HBU, DIF, CALIB and POWER.
Schematic entry (PCB design tool) starts now.

Timeline is ambitious because it contains many preconditions.
A lot of things have to run in parallel => maybe bottlenecks.