

Ladislav Andricek for the DEPFET Collaboration (<u>www.depfet.org</u>)



In Summary: Achievements and Status





DEPFETs for the ILC VXD

 \checkmark Prototype System with DEPFETs (450µm), CURO and Switcher

- \checkmark many test beams @ CERN and Desy:
 - ✓ S/N≈140 @ 450 μ m \leftarrow → goal S/N ≈ 20-40 @ 50 μ m
 - ✓ sample-clear-sample 320 ns \leftarrow → goal 50 ns
 - ✓ s.p. res. with 24 µm pixels: 1.3 µm @ 450 µm ←→ goal ≈ 3..4 µm @ 50 µm
- Thinning technology established, thickness can be adjusted to the needs of the experiment (~20 μ m ... ~100 μ m), design goal 0.11 % X₀
- \sim radiation tolerance tested with single pixel structures up to 1 Mrad and $\sim 10^{12} n_{eq}/cm^2$

In this talk:

- Some new features of the latest DEPFET production
- Update on thinning/ladder R&D
- Next Steps





LCWS08, Chicago, November 2008

Ladislav Andricek, MPI fuer Physik, HLL



As long as noise is dominated by r/o chip \rightarrow S/N linear with g_q

PXD4 has L=6 μ m, some matrices in PXD5 have now L=4 μ m \rightarrow expect factor 2 better S/N

A new r/o chip - DCD



DCD: Drain Current Digitizer

Test chip DCD2: 6X12 channels





halbleiterlabo

- ADC Histogram with different load capacities 14000 Pixel (3,11) 44pF Fit of Pixel (3,11) Pixel (5,11) 0pF Fit of Pixel (5,11) 12000 10000 8000 6000 4008 2000 95ENC@44pl 80ENC@0pl -3 -1 Й 2 3 1 deviation [ADC counts]
- -: improved input cascode (regulated) and current memory cells
- -: integrated 8bit current based ADC per channel, 12.5 MHz sampling rate but needs 600MHz Clock
- -: designed for 40 pF load at the input (5cm Drain line), 12 μm r/o pitch
- -: f/e noise: 34nA@40pF, 17nA@10pF, add 37nA for memory cells \rightarrow 50nA@40pF \rightarrow at 40pF with g_q=500pA/e \rightarrow 100 e- ENC in total
- -: layout for bump bonding, rad. hard design
- -: power consumption per channel 3.6 mW (measured)
- -: digital hit processing done with 2nd digital chip (DHP)



















- Capillary presses ball onto Al-bondpad and forms bump
- Ultrasonic to get Au-Al interconnection
- Weakening of wire for break point near the bump
- Pull up capillary, clamp and rip off wire to get tail for next flame-off







DCD dummy chip and substrate 224 pads



halbleiterlabo











From ILC to superKEKB \rightarrow Pixel Size



Super KEKB is more challenging than ILC

	ILC	super KEKB	
Occupancy	0.10.2 hits/µm²/sec	0.4 hits/µm ² /sec (initial)	
Radiation	<100 kRad/year	> 1 Mrad/year	
Duty Factor	1/200	~1	

ILC needs excellent IP resolution over a large momentum range:

- -: Low material \rightarrow thin ladders down to the very forward region
- -: Good single point resolution (σ = 3..5 µm) \rightarrow small pixels (24µm)

<u>superKEKB is dominated by low momentum tracks (< 1GeV/c):</u>

-: Low material!!!

-: but IP resolution always dominated by MS error (beampipe & 0.14%X₀ Si $\rightarrow \sim$ 9 µm at 1 GeV/c

 \rightarrow Modest intrinsic resolution of $\sigma \sim$ 10 μm sufficient: pixels could be larger



ILC VXD \rightarrow SuperBelle PXD





Some important numbers for the baseline layout:				
four-fold read out : frame rate 100 kHz, 80ns/row				
sensitive region	: 1.15x7.25	cm ² (L1), 1.15x9.26 cm ² (L2)		
material budget	: 0.15% X ₀	(incl. frame, chips, bumps)		
power/module	: DEPFETs	~ 0.5 W		
	Switcher	~ 0.2 W		
	DCD	~ 3 W on each ladder end		

1.15x7.25 cm²

0.1+0.2 cm

 $0.14 x 0.2 \text{ cm}^2$

Assumptions:

- -: sensitive area of the first layer ladder:
- -: support frame:
- -: Switcher-Sensor Interconnect:
- -: Switcher dimensions:
- -: Number of Switchers:
- -: Material reduction by frame etching:

Material is averaged over sensitive area!

option	Sens. Thickness (µm)	Sw. Thickness (µm)	Frame thickness	%X0
1	50	500	450	0.17
2	50	500	300	0.14
3	50	200	450	0.15
4	50	200	300	0.12
5	75	500	450	0.2
6	75	500	300	0.17
7	75	200	450	0.18
8	75	200	300	0.15

1/3

Gold stud bumps, one bump/side, Φ =48 μ m

16 (16x2 channels per chip – gate and clear)

....towards sBelle ladders



	2008	2009	2010	2011	2012
DEPFET incl. rad. tolerance	tech. tests	PXD6	PXD7		
					
Thinning Mechanics					
chips/system development	DCD2	DCD3	DC	D4?	sBelle
	SWITCHER3	SWITCHER4	SWIT	CHER5?	PXD
thin					•
Me./El. Samples				~	•
interconnections				•	•
on & off module				•	•
Engineering				•	•
ladder support					

✓ ASIC production: UMC, AMS, IBM, TSMC.... use the best available process

✓ DEPFET prototyping and series production of the sensors at the MPI Halbleiterlabor



- -: Tests of the latest DEPFET production are in full swing. We are looking forward to see the new features like capacitive coupling of the clear gate and shorter gate lengths in next year's test beam!
- The DEPFET is ready to be used as a high precision vertex detector at SuperBelle. This Project will certainly boost the R&D for ILC DEPFETs. The next production (PXD6) will start January 2009 → the first thin DEPFETs for SuperBelle and ILC!



halbleiterlabo