

# Toward a DAQ for the DHCAL m<sup>3</sup> (in Test Beams)

**Vincent Boudry**  
LLR, École polytechnique

***EUDET/Elec meeting***  
***LAL, Orsay***  
***02/06/2008***



# Time line



- *Cosmic DAQ*
  - *Running (new: analogue readout)*
- *Summer Test beam DAQ:*
  - *PS: July 10-17 → adapted cosmic DAQ ?*
  - *SPS: Aug. 6-11 → Adapted CALICE DAQ0*
  - *PS: beg. Nov → USB DAQ (m<sup>2</sup>)*
- *DAQ2 m<sup>3</sup>*
  - *summer 2009*

# Cosmic DAQ

- Based on LabView (R. Della Negra)
  - USB readout & control of  $\leq 5$  cards (on HUB)  
Using libDHCAL (C. Jauffret)
  - Analogue RO of 1 card (Being tested)




## Goal:

- Characterise the Chamber, ASIC's, PCB's on cosmics
- Calibrate the ASIC's (EC)




# DHCAL1 board

- 8×32 pads detector (GRPC and  $\mu$ MEGAS)
  - 8-layer PCB
  - 4 HARDROC's (64 ch each)
- integrated DIF
  - Code being re-used for the DHCAL DIF's
- USB connector
  - libDHCAL developed  
→ C driver, LabView interface





# Analogue Readout Extension:

- Goal: measure the shape of the signals
  - → optimisation of gains
- Use of the VTC card of the **ECAL cosmic bench**
  - VTC = LLR DAQ for ECAL Cosmic bench
    - HW: Boards + cables
    - Readout 1 card
      - Eventuality 2 (with adapted cables)
- Adaptation:
  - CPLD: Number of channels ( $\searrow 4$ ),  
Number of cycles ( $\nearrow 64$ )
  - HW: LVDS signals DHCAL  $\neq$  ECAL
  - HW: New analogue drivers (AD8138)



# Cosmic DAQ: Analogue RO perf

- First evaluation
  - Linearity,
- Ex: Analog output of first ASIC1
  - dominated by coherent noise
- OK for RPC response



# Test beam DAQ in Aug.


- 5-6 DHCAL1 board (20 HR's) in PS & SPS beams
- DAQ0 EUDET :
  - Use the complete DESY test bench
    - 1 CRC ( $\Rightarrow$  6 FE) + VME Crate & controller + PC (with DAQ soft)*
  - **Avail. Early July  $\rightarrow$  mid. August**
- USB for control and digital readout
  - libDHCAL + **Socket** (being written [*Simon Chollet*])
  - Protocol already defined (last year!) with Paul Dauncey.
- Config management & storing of data in LCIO files
- RAW data Format to be defined
- Analogue readout possible (level adaptation to be checked)
  - With analogue drivers replacement (done on 1 card now)

# DAQ m<sup>2</sup> (TB @ PS November)


- Direct USB readout of 3 DHCAL DIF.
  - 48 HardRoc/DIF, 144 in total
- use the DHCAL DIF test bench DAQ
  - Based one XDAQ [see pres. Of Ch. Combaret]
  - Altern: CALICE DAQ0
- Re-use of DHCAL USB code
  - Possible re-use of USB code for other DAQ's (ECAL Wafer, in-situ DAQ, ...)
- Complementary with dev of next gen (DAQ2) ?
  - Database for the ASIC's configuration ?
  - Definition of the data format
  - Data classes
    - Should be compatible with LCIO format



# DAQ2 overview for the m<sup>3</sup>



# Concentrator Card

- Needed for DHCAL: 120 (40×3) DIF's
  - Goal 
  - Characteristics
    - ×8 channels
    - USB readout
    - Cheap
  - Custom board
    - Cheaper (typ: 400€/card)
    - Prototype for a custom LDA:
      - → 40 channels
      - adapted for ILD embedding (see Rémi's talk)
  - Conceptual work started [Frank Gastaldi, Antoine Mathieu]
- **~Idem LDA**
  - Transparent
  - Broadcast of configs to all DIF's
    - Avoid management of addresses
      - ⇒ Modif of LDA's mecanism (ranges in place of fix adress), needed for redundancy ? (DIF bypass ?)
  - VHDL Blocks common to DIF /LDA


# Tentative Path & Planning for CC

## Tentative agenda

- Prototype 0 : Study of Firmware ≤ dec 08
  - Mezzanine card around a big FPGA (XILINX evaluation card) → *Sept 08*
  - Connection on 4 DIFS.
  - USB readout
  - Test of communication protocols
- Prototype 1: study for the production scheme: sept-dec 08
  - 8 DIFs Prod: Jan-feb 09
  - Merging of data Test: Feb-Apr 09
  - USB readout Prep final prod: Avr.-May 09
- Production & test of ~20 cards June-July 09

# Merging scheme on CC / LDA


- Scheme from LDA (M. Kelly)
  - → data format



# RAW Data format

- ODR/LDA protocols [wrapping] well defined
- RAW data format ( $\approx$  "out of DIF")
- Allow for merging, with internal consistency markers
- Example:

Inside a "LDA block" (as proposed By M. Kelly): words of 16



- CC: Change the Nb\_of\_DIF, count data words & aggregate the data
- Coding: 8b/10b corrects a bit the errors.  
Allow for **End of data** signal

# DAQ2 M<sup>3</sup> Test Beam contingencies

- ASIC's in auto trig
- DHCAL Data rates in TB
  - Expected from 100 GeV  $\pi$  (J-C. Brient's note)
    - 5 ASIC's touched in average (max 18) / plane
    - All on the central DIF
  - 1 evt = 160bits
    - Readout time 1 ASIC @ 5Mb/s = 0.032ms
    - RO 1 plane  $\sim$  0.16ms [6 kHz]
  - 1 full HR (128 events) = 20480 bits
    - Readout time 1 full HR @ 5Mb/s = 4ms
- see Remi's talk for ECAL
- TB rates:  $10^4$  ( $10^8$  at FNAL ???) part/s during 10s/min (SPS mode).
- RPC limitation:  $\sim 100\text{Hz/cm}^2$   
 $\mu\text{Megas}$ : basically not limited...

# DAQ2 TB working modes


## Burst mode ( $\leq 128$ FOR DHCAL)

- **No external trigger** but independent recording of trigger mode ( $\Rightarrow$  Timestamp) (*could be 1 HR recording Trigger bits*)
- Data sync internal [synchronisation on reset of BC ID on all HR].
- Internal «RAM full» management needed Every 128 DHCAL [16 ECAL] events
  - LOCAL: in DIF with immediate RO of SLAB
    - 4 ms for 100 GeV  $\pi$ 's without Reset (avoid loss of sync)
    - **Indiv DT**: might be hard to handle.
    - Local storage of data ????
  - Global
    - fast Ramfull  $\rightarrow$  DAQ (stop of Acq, RO of all chips, and restart)
    - periodic interruptions (counting of part ? Hodoscope HR ?)

## Single Event


- **External trigger** (hodoscope)  $\rightarrow$  DIF
  - Stop Acq
  - Read chips:  
 $\sim 0.16$ ms (+ noise if any)  
 $\Rightarrow$  **max 6kHz** on 100 GeV  $\pi$ 's
  - Start Acq
- Data sync (for Event building)
  - On synchronized BC ID
  - On trigger timestamp (e.g. On DIF Timecounter on last internal trigger to ext. trigger)
- Fine if not RAM full  
e.g. # rejected triggers + noise event per chip  $< 128$  [16 for the ECAL!]
  - Ideally: have a circular buffer

# DAQ2 signals





# Clock & Control Card [reminder]



# DAQ2 planning: test & integration

- Test set-up in September ?
  - Test of HW ( $\Rightarrow$  CC)
  - Protocols, data format, config loading
  - Acquisitions modes
  - Integration
    - Event display, slow control, config database

## Test Setup:

- 1 PC with DOOCS + libODR/device
- 1 ODR
- 1 LDA incl FW
- 1 CCC
- 1(2?) DIF

# Conclusion

- Lot of work ahead
- Pending questions
  - Configuration distribution: PROM vs SWITCHES (Physical mapping) optimal topology (for redundancy)
  - Running modes
  - Trigger distribution
  - Minimal amount of RAM in DIF, CC, and LDA.
  - Complete out of DIF Data format
- Need some clarification on many points to have a working set-up for next year
  - Meeting tomorrow 9am room 032