

Omega

ECAL Electronics Status


2 June, 2008

Orsay MicroElectronics Group Associated

SKIROC measurement



Reminder : One channel



Pedestal dispersion



The pedestal measurement is coherent with what we expect :
-No pedestal pattern (random values according to statistical dispersion)
-Statistical dispersion equivalent to what we get with that technology

Standard deviation :


$$\sigma_{\text{Gain 1}} = 1.8\text{mV}$$


$$\sigma_{\text{Gain 10}} = 1.95\text{mV}$$


Standard deviation ADC

$$\sigma_{\text{Gain 1}} = 1.84\text{mV}$$

$$\sigma_{\text{Gain 10}} = 2.1\text{mV}$$










ADC noise – Gain 10

Omega




ADC bin = $350\mu\text{V}$
Noise is gaussian

ADC noise – gain 10





- Pedestal is nicely random – no pattern
- Noise is a bit higher on the border channels → side effect to be understood
- Mean noise is 4 ADC count (1.4mV) – MIP/Noise ~8 → to be improved
- Same results with analogue measurement → ADC noise contribution OK

ADC noise – Gain 1




ADC bin = $350\mu\text{V}$
Noise is gaussian

ADC Noise – Gain 1




- Pedestal is nicely random – no pattern
- Noise is random → side effect comes from FE electronics, not ADC
- Mean noise is 0.95 ADC count RMS (330 μ V) - Good
- Results with analogue measurement is 250 μ V → a few ADC noise seen

Noise correlation




Linearity with ADC

SKIROC linearity results



Saturation disappear → Probe effect
ADC saturation due to pedestal too high (1000 ADC count)
→ ADC pedestal tunable → to be tuned

First S-curves



PCB design FEV 5 presentation




Characteristics of FEV5



- Designed for :
 - 6-inch wafers (4 wafers of 9*9cm)
 - 0.5*0.5cm² pads → 324 pads/wafer → 1296 channels/PCB
 - Only 512 equipped with 8 Hardroc Chips
- New stitching :
 - No step, solder pins on top layer
 - Exact solder procedure to be defined (Patrick, Maurice, etc.)
- In fab : expected end of January

FEV5 : designed



Omega



1296 channels. 8 HARDROC (512 channels equipped)


Wafer : channel equipped

Omega



-  Chip 1
-  Chip 2
-  Chip 3
-  Chip 4
-  NC

Layout : general



Chip Embedding + PCB Pile-up




Pile-up


TOP	GND+routing
C2	AVDD+routing
C3	AVDD+DVDD
C4	GND + horizontal routing
C5	AVDD+ vertical routing
C6	GND+pads routing
C7	GND (pads shielding)
BOT	PADS

3 drilling sequences :



- Laser C7-C8 120 μ filled
- Laser C6-C7 120 μ
- Mechanical C1-C7



Pads tu Hardroc connection



I/O list



Conclusion



- PCB design
 - FEV5 engineering done
 - NOT SO EASY TO BUILD → 4 months delayed !
 - Need a DIF to connect and test
 - No way to test without a DIF
 - First 8-hardroc chain
 - Opportunity to have 256 ch. Wafers (5.5mm pads)
 - FEV6 designed and produced (mechanical and gluing test)
 - FEV7 to be designed this summer (Hamamatsu wafer test)
- SKIROC measurement
 - First backup ADC measurement showing encouraging results
 - Digital operationnal, SCA management working fine
 - Some more measurement
 - Self trigger to be characterized
 - Improve a bit MIP/noise ratio on charge meas. path