



EUDET module - Status AHCAL

Mathias Reinecke

for the AHCAL developers







Next prototype: Architecture

FE

Maybe the future ...



1st EUDET Prototype (1st step)



Commercial DIF, new mezzan.
(CALIB, POWER), 1HBU (later: 6)





Prototype Tiles

FE

Prototype Tile for HBUO

Mechanics Tile for HBUO






100-150 prototype tiles (structures machined, not moulded) expected end of June.



Tiles for EUDET module

FE

Standard Tile (moulded)



Shorted (by 1cm) tile for inter-layer sizes

Time schedule for moulded tiles not completely clear (end of 2008?).



HBU - SPIROC assembly



FE

SPIROC on HBU PCB cannot be placed above SiPM and alignment pins of the tiles (\Rightarrow Tile grouping)

next tile geometry

HBU0, tile prototypes


SPIROC2 package
($3 \times 3 \text{ cm}^2$)
in PCB cutout
(5mm surrounding)





HCAL Base Unit (HBUO)



FE





HBUO Interconnection

FE



Flexlead: Rigid below connectors, 4 layers,
flexible (polyimide) in between, 2 layers
80-pin connectors

Bended flexlead allows HBU-HBU displacement of $\pm 100\mu\text{m}$.


Concern: Bending forces (tension) might disconnect one connector.

Expected cost relation flexlead/connector: ~ 1.5



HBUO Interconnection II

FE



Bended flexlead allows HBU-HBU displacement of $\pm 100\mu\text{m}$.




Power Pulsing Tests

FE

Detector electronics (Load) is switched between „off“ (no current) and „on“ (full current) with 1% duty cycle.

=> Oscillations on 2.20m-long power-ground system?

Test Setup 1




Tested:

Switched Current: 0.7...3A

Load Block Caps : 0...10 μ F

Settling Time / Overshoot = ??


Test Setup 2 (input)






Power cycling test setup

FE



Settling time (Load side):
Voltage within 50mV of final value.
Aim: reasonable values for efficient power cycling ($< 50\mu\text{s}$)

Overshoot shown here for switch-off case (worst-case).
Aim: Protection of devices, stable register settings.




Later: Stability test for 2.20m slabs



Power Pulsing: Results

FE

Typical results for overshoot (loadside), similar for both setups.
Overshoot on regulator side: <150mV.






Power Pulsing: Results

FE

Typical results for settling time (loadside), setup 1 (LP3876)






Power Pulsing: Results

FE

Typical results for settling time (loadside), setup 2 (LT1575)





Overshoot, settling-time good on regulator side.

Setup 2 (with transistor): better settling time (factor 10), in the order of $5..10\mu s$.

Overshoot is still about 0.2-0.5V (~150ns spikes) for large blocking caps on load side. Trade-off settling time - overshoot.

Dependency on load-switch transition (5-10ns now)?

Influence of the 2.20m-long slab is analyzed now.



DIF (AHCAL):

- Two commercial FPGA boards have arrived.
- VHDL development should start now.
- => DIF common block implementation needs closer coordination.
Maybe starting with the basics (=>timeline?)?:
Fixing of timing specs for DIF-ASIC's communication,
VHDL block architecture,
clock speed of DIF FPGA,
LDA-DIF data rate and frame size (or start with USB?).

CALIB (LED system and charge-injection)

- Module's duties fixed, schematic almost finished.
- Layout generation when we fix HBU interface (and design).
- Microcontroller programming starts now (SPI to DIF, LVDS)



POWER (supply of AHCAL electronics)

- Components and architecture fixed in principal, but:
- Regulator setup has to be checked for 2.20m slabs

HBUO (defines timelines for all other parts)

- Schematic needs information about SPIROC2 and tiles.
- Initial setup only has 2 HBUOs (no full slab test).
- Prototype cassette design waiting (flexlead impl., tile size)
- SPIROC1 and SPIROC2 in independent signal chains.
- Latest results from Wuppertal LED and SPIROC digital part tests should go into design.



Timeline (Rev. 1)

FE

FE AHCAL Timeline		2008						2009				
Month	Mar/Apr	May/June	July/Aug	Sept	Oct	Nov	Dec	Jan/Feb	Mar/Apr	May/June	July/Aug	Sept/Oct
Task						Milestone				Milestone		
Scint. Tiles												
Definition of architecture				Moulded Tiles			Dimensions					
Production												
SPIROC												
		SPIROC2		SPIROC3			Pinout					
Hcal Base Unit (HBU)												
Circuit Design/Layout												
PCB Production/Assembly												
Detector Interface (DIF)												
Common Block Firmware												
AHCAL Block Firmware												
Circuit Design/Layout												
PCB Production/Assembly												
CALIB. POWER												
Circuit Design/Layout												
PCB Production/Assembly												
System Tests												
DAQ Software, LDA												
Component Ordering												
Prototype												
EUDET Mod. (Final)	28.05.08											

Milestone shifted now by 1 month to Nov. 08.
Full slab not available before mid 2009.



DESY SPIROC1 tests

Tests and all the work done by **B. Lutz, R. Fabbri, Wei Shen**



DESY SPIROC1 tests


FE

Linearity tests (charge injection)

- Hold fixed for full dynamic range. => non-linearity
- optimized Hold still shows non-linearity (shift up to 30ns!!).
- gain setting for low-gain pre-amp influences response from high-gain input. Charge division?

SPIROC HG 1000fF 50ns hold: 80ns

from B. Lutz



What is the optimum Hold position (conc. response \Leftrightarrow linearity)?



Autotrigger tests (ongoing):

- Single-photon peak spectrum / MIP signals (radiactive source)
- Jitter and delay tests of auto-trigger:
„large signals trigger faster than small signals“.

Digital Part tests (pending):

- Probe-register / ADC ramp problems.
Is the second testboard with external ramp available?
Results important for **DIF** (and HBU) setup!



Conclusions

FE

- AHCAL techn. prototype (TP) does not cover a full slab, but ~150 channels (2 HBUs, tile-prototypes).
- Eudet module (detector layer) requires HBU redesign (mid 2009).
- timeline for TP is defined by HBU (input SPIROC2, tile geometry).
- DIF VHDL programming and DIF hardware interface to detector needs closer coordination (ECAL, DHCAL, AHCAL) soon. (=> hardware round-table meeting?)