

Omega

A close-up photograph of a microchip mounted on a circuit board, with gold wire bonds connecting it to other components. The image is framed by a red border.

HARDROC2


June 13rd, 2008

Orsay MicroElectronic Group Associated

HaRDROC1 architecture





- Variable gain (6bits) current preamps (50ohm input)
- One multiplexed analog output (12bit)
- Auto-trigger on 1/2 MIP
- Store all channels and BCID for every hit. Depth = 128 bits
- Data format : $128(\text{depth}) * [2\text{bit} * 64\text{ch} + 24\text{bit}(\text{BCID}) + 8\text{bit}(\text{Header})] = 20\text{kbits}$
- Power dissipation : 1.5 mW/ch (unpulsed) - > 15μW with 1% cycle
- Large flexibility via >500 slow control settings



HARDROC1: S-curves of 64 channels measurement





- 10 bit DAC for threshold,
- Noise ~ 1 UDAC (2mV)
- Pedestal dispersion : 0.4 UDAC rms
- Gain dispersion 3% rms
- Crosstalk : $< 2\%$



HARDROC1: Power pulsing measurement

Omega


- PWR ON: ILC like (1ms,199ms)
- All decoupling capacitors removed : difficult compromise between noise filtering and fast awake time
- Awake time :
 - Analog part = 2 μ s
 - DAC part = 25 μ s
- 0.5 % duty cycle achieved, now to be tested at system level



DESIGN of HARDROC2

Omega

- Hardroc2 submitted: mid june 08
- **ANALOG PART:**
 - **Dynamic range extension**
 - Gain correction: 8 bits instead of 6
 - 3 shapers and 3 thresholds (=> 3 DACs):
 - 10 fC, 100fC, 1pC (megas)
 - 100fC, 1pC, 10pC (GRPC)
 - Encoder: trig0<i>, trig1<i>, trig2<i> outputs encoded to encod0<i> and encod1<i>
 - **Bandgap redesigned**
- **DIGITAL PART:**
 - Correction of the minor bugs of HR1:
 - mask, memory pointer: dummy frame
 - Shift registers improvements (multiplex, default, extra FF)
 - Bypass on critical signals
- **Power consumption:**
 - Bandgap + ref Voltages + master I: power pulsed
 - POD module (power budget)
- **HARDROC2= HARDROC1 + modifs**
⇒ **HARDROC1= BACKUP**




HARDROC2: analog part




HARDROC1


PA



8 bits correct.




Slow Channel:
1/2, 1/4, 1/8, 1/16:
default=all on



Multiplex Out_ss

872 SC parameters
(default config)

Gain FSB1
1/2, 1/4, 1/8, 1/16
Default: 1/4



FSB0

Vth0: 10fC to 100fC


Discri 0

LATCH 0

Q_Read

trig_0
NOR64_0

Gain FSB2
1/8, 1/16, 1/32, 1/64
Default: 1/16



FSB1

Vth0: 100fC to 1pC

Discri 1

LATCH 1

Q_Read


trig_1
NOR64_1

Discri 2
(slightly different)

LATCH 2

Encoder

trigger0
trigger1
trigger2
encod0
encod1



FSB2

Vth0: 1pC to 10pC

Discri 2


LATCH 2

Q_Read

trig_2
NOR64_2



SIMULATIONS: FSB and SS

Default SC configuration and $Q_{inj}=100$ fC



SIMULATIONS: FSB and SS


Different SC configurations (gain)
FSB2 and SS
Qinj=10 pC




SIMULATIONS: Xtk (1pC and 10 pC)

Omega

Qinj in Ch0= 1pC




Qinj in Ch0= 10pC



POWER PULSING: simulation of HR2

Omega

- Maximum power available:
 - 10 μW / channel with 0.5% duty cycle ie $640\mu\text{W}/3.5\text{V}=180 \mu\text{A}$ for the entire chip
 - HR2: 95 μA (HR1: 125 μA)
 - OFF= Ibias _cell switched off during interbunch:




64 channels	ON	OFF
Vdd_pa	2.2mA	0
Vdd_fsb	5 mA	0
Vdd_d0,d1,d2	9mA	1.2 μA
Vdd_bandgap	1.3 mA	0
Vdd_dac	1mA	0
vddd	400 μA	1.6 μA
Vddd2	2.6mA	0 (with POD)
Total (noPP)	19 mA	3μA
Total with 0.5% PP	95 μA	3 μA

Hardroc2: SW added to switch off all the master Ibias, Vref, V_BG...

Power On digital (POD): Timing aspect 1/2




- ILC based on a 200 ms bunch crossing period



@Frederic Dulucq

- Timing aspect of each phases:
 - Acquisition: 1 ms (common)
 - Readout (daisy chained) @ 5 MHz:
 - max 4 ms for 1 HARDROC
- Max running time for 1 chip < 5 ms (195 ms idle)
- LVDS receiver (Clk40MHz and 5MHz): $2 \times 300 \mu\text{W} \Rightarrow 10 \mu\text{W}/\text{ch}$
 \Rightarrow LVDS rec can not be powered all the time \Rightarrow integration of a POD module


- clocks and LVDS receiver must be power pulsed to meet power budget.



- 2 operation modes :
 - Acquisition, (Conversion) → common to all chips and managed by DAQ
 - Readout → daisy chained managed by **StartReadOut** (sro) and **EndReadOut** (ero)


Power On Digital: POD block diagram

- POD module integrated to power pulse the LVDS receivers of the 5MHz and 40 MHz clocks)



- Clock is started asynchronously, enabled and stopped synchronously (at '0')
- 2 others LVDS receivers (RazChn/NoTrig and ValEvt) active during PowerOnAnalog (during bunch crossing)

Power On digital: timing sequence of one asic



- Some security added:
 - StartReadOut managed asynchronously → low pass filter added
 - Possibility to use StartReadOut instead of the one generated by POD = **POD can be bypassed by SC**
 - PowerOnDigital can be set to '1' by SC => can force the clock

Open collector signals after 1m long line




- 5 m data line / slab -> 500 pF

29-Feb-08
11:53:11

1: M1
.1 μ s
1.00 V
-1.000 V

2
.1 μ s
1.00 V
-563mV



.1 μ s

1 trig only


Δt 58.10 ns $\frac{1}{\Delta t}$ 17.212 MHz

4 GS/s

2 .1 V DC \boxtimes

2 DC 3.08 V


STOPPED



SIMULATION of HR2 OC signals




- Hardroc2: change driver transistor size in ASICs
- POWER:
 - $40\text{mV} \times 1\text{V} / 50\Omega = 800\mu\text{W}$
 - $800\mu\text{W} \times 4\text{ms} / 200\text{ms} = 16\mu\text{W}$
 - $16\mu\text{W} / 64 = 0.25\mu\text{W}/\text{ch}$



$V=40\text{ mV}$

Transient Response



HARDROC2




Package: QFP160


- 1 single row of pads

4.5 mm

4.3mm



Ceramic: 3 mm
Plastic: 1.4 mm



- HaRDROC2 prototyped in june 08
 - Keep HARDROC1 basic architecture and backward compatibility
 - Have 3 very different thresholds
 - Move bonding pads to single row (QFP160 package)
 - + many small changes
(gain accuracy, power pulsing...)
 - Integration of the « POD » module: possible bypass
 - Area : 20 mm²
- HaRDROC2 dies expected mid september