

DHCAL
PCB STUDY
For RPC

1 m² PCB SOLUTION

*William TROMEUR, Hervé MATHEZ, Renaud GAGLIONE,
Imad LAKTINEH, Rodolphe DELLA-NEGRA
(CNRS IN2P3 IPNL)*

Collaboration with LAPP and LAL

1 m² PCB MAIN SPECIFICATIONS

ASU PCB Design

- 24 x 64 1 sq cm pads
- 24 Hardroc Asics chained

1 m² PCB board :

- 6 ASUs
- 144 Hardroc Asics

DIF boards :

- 1 DIF for 1 ASU : 6 DIFs
- 1 DIF for 2 ASU : 3 DIFs

Buffered Signals


(Long Lines 1 m for Clock on 1 ASU):

- Slow Control
- Power_on
- Control for Analog Readout
- Digital Readout

Analog Readout :

- All OUT_Q are connected together
- EN_OTAQ switch on or off using DIF board and decoder

ASU PCB DESIGN




1536 pads on Bottom Layer

Buried and Blind Vias (Same as the last PCB with 4 HR)


1 m² PCB DESIGN

1 DIF for 2 ASUs



1 m² PCB DESIGN

1 DIF for 1 ASUs




1 m² PCB DESIGN (Layers)

- o Layer 1 (TOP) : interconnect
- o Layer 2 : interconnect
- o Layer 3 : 3.3V Digital
- o Layer 4 : GND
- o Layer 5 : 3.5V Analog
- o Layer 6 : PADS to Hardroc
- o Layer 7 : GND
- o Layer 8 (BOTTOM) : PADS

Pads to Hardroc interconnects are the same for the entire PCB (hierarchical design)

Send the Layout to Fab next week

1 m² PCB SCHEMATIC




SERVICE ELECTRONIQUE
CARTE RPC 50X34
CONCEPTEUR HERVE MATHEZ
CAO WILLIAM TROMEUR

REVISION 0
PAGE 1




1 m² PCB SCHEMATIC




Add Pull-Up resistor


1 m² PCB SCHEMATIC




Instauré
07 06 1



1 m² PCB SCHEMATIC



Instytut
07 06 1



HARDROC 7 A 12

SERVICE ELECTRONIQUE
CARTE RPC 50X34
CONCEPTEUR HERVE MATHEZ
CAO WILLIAM TROMEUR


REVISION 0
PAGE






IN
INSTITUT NATIONAL
DE PHYSIQUE


1 m² PCB SCHEMATIC




1 m² PCB SCHEMATIC



1 m² PCB SCHEMATIC



1 m² PCB SCHEMATIC



SERVICE ELECTRONIQUE
CARTE RPC 50X34
CONCEPTEUR HERVE MATHEZ
CAO WILLIAM TROMEUR

REVISION 0
PAGE 2

