

Integrated pixel readout for a TPC at NIKHEF

Victor M. BlancoCarballo Yevgen Bilevych Maximilien Chefdeville Martin Fransen Fred Hartjes Lucie de Nooij Joop Rovekamp Jurriaan Schmitz Jan Timmermans Harry van der Graaf Jan Vischers

Overview


- Wafer post-processing concept
- InGrid production
- Tests
- New devices
- Future plans and conclusions

Wafer (or chip) post-processing

•Use the chip as electronics Perfect alignment holes to pixels No dead areas Geometry freedom •No manual manufacturing Cathode Grid Supporting pillar Pixel pad **CMOS** chip


Standard device

- Readout chip + anti spark layer + InGrid
- 3 dimensional track reconstruction
- Single electron detection with high efficiency




Single electron counting possible

- Charge spread over chip area with 10cm drifter in Ar/Iso (95/5)
- ⁵⁵Fe spectrum reconstructed from single electron counting




Beautiful ⁹⁰Sr tracks



Towards mass production

- Need of many post-processed chips for Next-quad and Next-64
- Yevgen is producing InGrids in single chips
 About three chips per week
- Chip squares containing 3x3 chips will be processed at once
- IZM Berlin and SMC interested in production
 - □ 8 inches wafer facilities




Beam test results

- Beam test at the PS/T9 line at CERN
- Up to 10GeV pions and electrons
- -2 Timepix+InGrid working for long time at NIKHEF
- -Measurements with four different gas mixtures


Xe/CO₂, He/Iso, Ar/CO₂, Ar/CF₄/Iso

- One chip died in Xe/CO₂ at -490V (only 15µm a-Si)
- -Rest of the measurements using a chip with 20µm a-Si
- -Device can be used as a Transition Radiation Tracker




Tracks in different gases


Xe/CO2




Ar/CO2



He/Iso



Ar/CF4/Iso




A mechanical curiosity


•Micromegas is sucked by the electric force

InGrid is already fixed by the pillars


•How much does it move between pillars at 100KHz?



Vibrometer measurements




Simulated Twingrid electric field




Twingrid operated for first time


- •Double structure on a chip seems feasible
- No protection layer
- •Chip survived ~5hours, protection layer needs to be added on next devices



GEMgrid


- •Meant to resist drop ball test
- •Similar to microbulk InGrid from Giomataris
- •Low single electron efficiency, needs improved redesign






Improved GEMgrid with hanging metal

- Charge spread over chip area with 10cm drifter in Ar/Iso (95/5)
- ⁵⁵Fe spectrum reconstructed from single electron counting




SiRN:New anti-spark material

- Si₃N₄ typical anti-scratch layer on CMOS
- Si-RichN, excess of Si makes it high resistive
- Deposited by PECVD at 300 °C or lower
- Any lab can do it !!




Resistivity vs ammonia flow

Ammonia(NH₃)+silane (2 % SiH₄) diluted in N₂
 Ammonia/Silane ratio controls Si content and therefore resistivity



And it can withstand sparks

- Timepix covered with 7,2 µm SiRN
- Micromegas on top
- Ar/Iso 80/20, 520V on the grid and the chip does not want to die



Conclusions and future plans

- SiRN + InGrid close to become a standard
- GEMgrid = rock solid InGrid
- Next Quad can be done with InGrids
- Mass production
 - -Chip squares will boost production
 - -Collaborate with 8" wafer facilities

Thanks for your attention

Special thanks to:

Tom, Arjen, Bijoy,Joost, Jiwu,Sander Dominique, Hans Remco Eugene Rob