

Omega

EUDET FEE status

C. de LA TAILLE




Orsay MicroElectronic Group Associated




EUDET module FEE : main issues



- “stictchable” motherboards
 - Minimize connections between boards
- No (few) external components
 - Reduce PCB thickness to $<800\mu\text{m}$
 - Mixed signal issues
 - Digital activity with sensistive analog front-end
- Pulsed power issues
 - Electronics stability
 - Thermal effects
 - **To be tested in beam a.s.a.p**
- Interface to new DAQ
 - DIF boards, detector
- Low cost and industrialization are the major goal



“EUDET ECAL module




Slab exploded view

Barrel HCAL architecture

1/16 of barrel half

AHCAL Slab
6 HBUs in a row

Front end ASICs embedded
Interfaces accessible



HBU
HCAL Base Unit
12 x 12 tiles



SPIROC
4 on a HBU


Power:
40 μ W / channel

Heat:
T grad. 0.3K/2m
Time constant: 6 d


HEB
HCAL Endcap Board
Hosts mezzanine
modules:
DIF, **CALIB** and **POWER**

HLD
HCAL Layer Distributor


The front-end ASICs : the ROC chips




SPIROC
Analog HCAL
(SiPM)
36 ch. 32mm²
June 07



HARDROC
Digital HCAL
(RPC, μ egas or GEMs)
64 ch. 16mm²
Sept 06





SKIROC
ECAL
(Si PIN diode)
36 ch. 20mm²
Nov 06



Read out : token ring



- Readout architecture common to all calorimeters
- Minimize data lines & power



1ms (.5%)

.5ms (.25%)



.5ms (.25%)

199ms (99%)

1% duty cycle

99% duty cycle



- 2 chips submissions
 - HaRDROC2 (june 08) final prototype before production
 - SPIROC2 (june 08) : fixed ADC and slow control bug
 - Financed by CALICE
 - EUDET money reserved for engineering run in 2009



- Large activity on ASIC measurements
 - Validation of readout scheme with HaRDROC (Lyon, LLR, Orsay)
 - Analog characterization of SPIROC (DESY+Orsay)
 - ADC characterization on SKIROC1 (Clermont,Orsay)

DHCAL chip : HaRDROC

- Hadronic Rpc Detector Read Out Chip (Sept 06)
 - 64 inputs, preamp + shaper + 2 discris + memory + Full power pulsing
 - Compatible with 1st and 2nd generation DAQ : token ring readout of up to 100 chips
 - 1st test of 2nd generation DAQ and detector integration
- Collaboration with IPNL/LLR/Madrid/Protvino/
 - 1m³ scalable detector
 - Production of 5000 chips in 2009








Power pulsing : « Awake » time


Omega

- PWR ON: ILC like (1ms,199ms)
- All decoupling capacitors removed : difficult compromise between noise filtering and fast awake time
- Awake time :
 - Anaog part = 2 μ s
 - DAC part = 25 μ s
- 0.5 % duty cycle achieved, now to be tested at system level






Assembled(IPNL)



Readout software (LLR)

Fichier Vertical Base de temps Déclenchement Affichage Curseurs Mesure Math Analyse Utilitaires Aide

First Daisy chain measurement



C1	C2	C3	C4
DCIM	DCIM	DCIM	DCIM
1.00 V/div	1.00 V/div	1.00 V/div	1.00 V/div
-1.010 V ofst	-1.500 V ofst	-3.560 V ofst	570 mV offset
12 mV	3.310 V	558 mV	26 mV
5 mV	536 mV	536 mV	48 mV
-7 mV	-2.774 V	-22 mV	22 mV

Tbase	-516 μs	Déclenchement	C1 D2
200 kS	200 μs/div	Normal	1.19 V
	100 MS/s	Front	Positive
X1=	325.79 μs	ΔX=	-160.00 μs
X2=	165.79 μs	1/ΔX=	-6.2500 kHz

Waiting for Trigger

Beam test [I. Laktineh CALOR 08]

Final confirmation of the success of our electronic readout system will be coming soon with the beam tests with **5 fully equipped detectors (32×8 pads each)**:

10-17 July :

beam test@ps-cern

3-11 August :

beam test@sps-cern

To study:

- * Efficiency and multiplicity

vs: angle, position, particle multiplicity


- * but also the first phase of the Hadronic shower



SPIROC main features

Omega

- Internal input 8-bit DAC (0-5V) for individual SiPM gain adjustment
- **Energy measurement : 14 bits**
 - 2 gains (1-10) + 12 bit ADC 1 pe \rightarrow 2000 pe
 - Variable shaping time from 50ns to 100ns
 - pe/noise ratio : 11
- **Auto-trigger on 1/3 pe (50fC)**
 - pe/noise ratio on trigger channel : 24
 - Fast shaper : \sim 10ns
 - Auto-Trigger on $\frac{1}{2}$ pe
- Time measurement :
 - 12-bit Bunch Crossing ID
 - 12 bit TDC step \sim 100 ps
- Analog memory for time and charge measurement : depth = 16
- Low consumption : \sim 25 μ W per channel (in power pulsing mode)
- Individually addressable calibration injection capacitance
- Embedded bandgap for voltage references
- Embedded 10 bit DAC for trigger threshold and gain selection
- Multiplexed analog output for physics prototype DAQ
- 4k internal memory and Daisy chain readout





SPIROC1 performance




- Good analog performance
 - Single photo-electron/noise = 8
 - Auto-trigger with good uniformity
 - Complex chip : many more measurements needed
- bug in the ADC necessitates an iteration

SiPM 753 SPIROC HG 100fF 50ns external hold





- Front End boards
 - ECAL, DHCAL & AHCAL (shown in detector subtasks)
 - Essential for detector mechanics finalization
 - Difficulties with ECAL prototype FEV5 (chip on board, minimal thickness...) => ~6 months delay experienced by present manufacturer


- DIF (detector InterFace)
 - ECAL : UK
 - AHCAL : DESY
 - (not EUDET DHCAL : Annecy)




FEV5 : new PCB for ECAL



*Global dimensions :
180*180 mm, thickness 1.2mm*




*pixel dimensions : 4*4 mm*



0.15mm < depth < 0.17mm

0.6mm < depth < 0.7mm



- ASICs
 - One engineering run with HARDROC2, SPIROC2 and SKIROC2 spring 2009
 - Same digital part and interface to DAQ2
 - Change of package -> smaller size
 - Should allow first prototype of EUDET ECAL and AHCAL modules mid 2009
- Front-End boards
 - Difficult for ECAL Difficult to keep milestone of dec 08 for final prototype
 - Will make FEV7 with SPIROC2 in oct 08
- Readout
 - First DIFs coming now. Tests starting.

EUDET FEE meetings

Omega

- London 8 jan 08
 - ~ 40 participants
- Orsay 2 jun 08


- Also CALICE meetings :
 - Argonne march 08
 - Manchester sept 08

- 2nd prototypes of HARDROC (DHCAL) and SPIROC (AHCAL) submitted in june 08 = **EUDET Milestone**
- DAQ part validated with HaRDROC
- Power pulsing tests
- Front-end boards first prototypes
 - Difficulties with ECAL boards
- DAQ interface (DIF boards) prototyped
- One engineering run with all 3 chips (ECAL, DHCAL and AHCAL) spring 2009 : can be used as « production run »
- Expect busy period end 08- beg 09






- Silicon Kalorimeter Integrated Read Out Chip (Nov 06)
 - 36 channels with 15 bits Preamp + bi-gain shaper + autotrigger + analog memory + Wilkinson ADC
 - Digital part outside in a FPGA for lack of time and increased flexibility
 - Technology SiGe 0.35 μ m AMS. Chip received may 07




1 MIP in SKIROC




12 bit Wilkinson ADC performance




Pedestal value vs Channel number




Noise in low gain shaper



Noise vs Channel number




Noise in high gain shaper



SPIROC main features

Omega


- Internal input 8-bit DAC (0-5V) for individual SiPM gain adjustment
- **Energy measurement : 14 bits**
 - 2 gains (1-10) + 12 bit ADC 1 pe \rightarrow 2000 pe
 - Variable shaping time from 50ns to 100ns
 - pe/noise ratio : 11
- **Auto-trigger on 1/3 pe (50fC)**
 - pe/noise ratio on trigger channel : 24
 - Fast shaper : \sim 10ns
 - Auto-Trigger on $\frac{1}{2}$ pe
- Time measurement :
 - 12-bit Bunch Crossing ID
 - 12 bit TDC step \sim 100 ps
- Analog memory for time and charge measurement : depth = 16
- Low consumption : \sim 25 μ W per channel (in power pulsing mode)
- Individually addressable calibration injection capacitance
- Embedded bandgap for voltage references
- Embedded 10 bit DAC for trigger threshold and gain selection
- Multiplexed analog output for physics prototype DAQ
- 4k internal memory and Daisy chain readout






SPIROC : One channel schematic

Omega



omega



ASIC

DAQ