



AHCAL Power Aspects

P. Göttlicher, M. Reinecke, H.-J. Wentzlaff


for the AHCAL developers





AHCAL switch-on time

FE



ILC bunch train rate: 5Hz

SPIROC: Main consumer is preamplifier!


=> good approx.: AHCAL switch-on time = ~2ms (1%)



AHCAL: In-Detector Power

FE

1/16 of half barrel
(38 to 48 layers)



Typical AHCAL layer:

$$P_{\text{ASIC}} = 25\mu\text{W}/\text{chn} \text{ (1\% on-time)}$$

$$P_{\text{SiPM}} = 50\text{V} * 0.3\mu\text{A} = 15\mu\text{W}/\text{chn}$$

$$P_{\text{LCS}} = 2\mu\text{W}/\text{chn} \text{ (rather vague)}$$

$$N_{\text{chn}} = 2592 \text{ (in 3 full slabs)}$$

$$\Rightarrow P_{\text{layer}} = \sim 110\text{mW} \text{ (1\% on-time)}$$

This does not seem to be much, but the power is „trapped“ inside layer (i.e. no „air-flow“).



AHCAL: Endcap Power 1%

FE

AHCAL input voltages: +6V, +12V, +60V (SiPM bias)

Nr	Baugruppe BG	Anz.	Applikation -Bez.		aus ext. U _e	U _{out1}	U _{out2}	I _{out}	I _{out}	Abfall U _{regler}	Abfall U _{regler}	Verlust P _{Regler}	P _{Nutz}	P _{Quelle}	
					[V]	[V]	[V]	[mA]	[mA]	[V]	[V]	[W]	[W]	[W]	
SLAB															
1		1	VDDA	LP3876ES-ADJ	6,0	3,5		11		2,50		0,0275	0,039	0,066	
2		1	VDDD	LP3876ES-ADJ	6,0	3,5		7		2,50		0,0175	0,025	0,042	
3		1	VDAC	LP3874ES-ADJ	6,0	5,0		1		1,00		0,001	0,005	0,006	
4		1	VREF	REF194ESZ	6,0	4,5		1		1,50		0,0015	0,005	0,006	
5	10V/50V	1	HV1	LT3010EMS8E	60,0	10,0	50,0	4	4,00	50,00	10,00	0,2	0,04	0,24	
6	10V/50V	1	HV2	LT3010EMS8E	60,0	10,0	50,0	0	0,00	50,00	10,00	0	0	0	
7	10V/50V	1	HV3	LT3010EMS8E	60,0	10,0	50,0	0	0,00	50,00	10,00	0	0	0	
											Sums		0,2475	0,113	0,36
8		1	VCAL11	LT1763CDE	12,0	11,0		20		1,00		0,02	0,22	0,24	
9	3,5Volt?	1	VCAL3V3	LT1763CDE	6,0	3,3		300		2,70		0,81	0,99	1,8	
											Sums		0,83	1,21	2,04
DIF															
10	3,5Volt	1	VDIF3V3	LT1763CDE	6,0	3,3		400		2,70		1,08	1,32	2,4	
11		1	VDIF2V5	LT1763CDE	6,0	2,5		100		3,50		0,35	0,25	0,6	
12		1	VDIF1V2	LT3021EDH-1.2	6,0	1,2		100		4,80		0,48	0,12	0,6	
											Sums		1,91	1,69	3,6
POWER															
13	3,5Volt	1	VPWR3V3	LT1763CDE	6,0	3,3		500		2,70		1,35	1,65	3	
14	AD1	1	VPREF	REF196GSZ	6,0	3,3		10		2,70		0,027	0,033	0,06	
15	AD2	1	VPREF	REF196GSZ	6,0	3,3		10		2,70		0,027	0,033	0,06	
16	AD3	1	VPREF	REF196GSZ	6,0	3,3		10		2,70		0,027	0,033	0,06	
17	AD4	1	VPREF	REF196GSZ	6,0	3,3		10		2,70		0,027	0,033	0,06	
18	AlleADs	1	VPREF	REF192GSZ	6,0	3,3		10		2,70		0,027	0,033	0,06	
											Sums		1,485	1,815	3,3
											Total Power		4,4725	4,83	9,30

By H. Wentzlaff

Total Power of 1 AHCAL layer @ 1% switch-on time



AHCAL voltages: +6V, +12V (calibration system), +60V (SiPM bias)

1% duty cycle (typical layer):

$P_{\text{total, layer}} = 9.3\text{W}$ (effective power (ep) + power dissipation)

$P_{\text{3slabs}} = 113\text{mW}$ (in-detector, ep)

$P_{\text{calib}} = 1.2\text{W}$ (ep)

$P_{\text{dif}} = 1.7\text{W}$ (ep)

$P_{\text{power}} = 1.8\text{W}$ (ep)

$I_{\text{3slabs}} = 1.85\text{A}$ (current into detector when on-1% of the time)

100% duty cycle (typical layer):

$P_{\text{total, layer}} = 21\text{W}$ (effective power (ep) + power dissipation)

$P_{\text{3slabs}} = 6.84\text{W}$ (in-detector, ep)

$P_{\text{calib}} = 1.2\text{W}$ (ep)

$P_{\text{dif}} = 1.7\text{W}$ (ep)

$P_{\text{power}} = 1.8\text{W}$ (ep)

$I_{\text{3slabs}} = 1.85\text{A}$ (current into detector, 100% of the time)




Power Pulsing Tests

FE

Detector electronics (Load) is switched between „off“ (no current) and „on“ (full current) with 1% duty cycle.

=> Oscillations on 2.20m-long power-ground system?

Test Setup



Tested:


Switched Current: 0.7...3A

Load Block Caps : 0...10 μ F (later: distributed in gap)





Power cycling test setup

FE



Settling time (Load side):
Voltage within 50mV of final value.
Aim: reasonable values for efficient power cycling ($< 50\mu\text{s}$)

Overshoot
Aim: Protection of devices, stable register settings.






Power Pulsing: Results

FE

Typical results for overshoot (loadside), shown here for switch-off case (worst-case).
Overshoot on regulator side: <150mV.

Blocking C on Load Side




Test by
H. Wentzlaff



Power Pulsing: Results

FE

Typical results for settling time (loadside, aimed: $< 50\mu\text{s}$)






AHCAL: Stack Heating


FE

Calculation and Results by P. Göttlicher

symmetry: no transport at $z=0\text{m}$



cooling at the ends: $z=\pm 2.2\text{m}$




Heat transport in directions:

- j homogeneous heating:
 ➡ No heat transfer in j
- r alternating structure
with air gaps
every air gap is heating
 ➡ No heat transfer in r
- z cooling at end plate
Heat flows in solid material,
air gaps too small, no convection



AHCAL Slab Interface (Mech.)

FE



Not in scale!!



Heat production:

Power: $P_{\text{chan}} = 40 \text{ mW/chan}$

ASIC: 25 mW/chan

HV: $+15 \text{ mW/chan}$: $50 \text{ V} * 0.3 \text{ mA}$

Infrastructure: + ??

Geometry:

$N_{\text{chan}} = 1000/\text{m}^2$

$D_{\text{steel}} = 2 \text{ cm}$ (thickness)

$L_{\text{heat}} = 2.2 \text{ m}$ (length)

$A_{\text{plane}} = 2 \text{ m}^2$

Material constants:

Stainless steel: Which one?

$l_{\text{steel}} = 15 \text{ W/Km}$ other publication 15-25 W/Km

$k_{\text{steel}} = 3.7 \text{ MJ/m}^3\text{K}$

In detail see: P. Göttlicher „System aspects of the ILC-electronics and power-pulsing“, Topical Workshop on electronics for Particle Physics (TWEPP-07), pp. 355-364, Prague, Oct. 2007



Temperature T for $\frac{\partial T}{\partial t} = 0$:

$$T = -(z^2 - L_{heat}^2) \frac{P_{chan} N_{chan}}{2\lambda_{steel} d_{steel}} \quad \delta T (z=0) = 0.33K$$

Time dependence (Fourier transformation with components parameterized by τ , $\alpha(\tau)$),

elements: $A e^{-(t/\tau)} \cos(2p\alpha(x/L_{heat}))$

One cooled end, and one with to heat flow: $\alpha = (1/4, 3/4, 5/4, \dots)$

$$\tau = \frac{\kappa_{steel} L_{heat}^2}{4\pi^2 \lambda_{steel} \alpha^2}$$


Slowest component ($\alpha=1/4$) : $\tau = 5.6\text{days}$



AHCAL heating: Results

FE

Heating up of HCAL





Conclusions

FE

- Heating of AHCAL stack is small (0.33K @ $z=0$), but cooling is needed at the end-cap (liquid cooling), external heating (e.g. ECAL) is not included in this calculation. Assumptions for the power dissipation correct?
- Time constant of heating is large (several days)
- Regulator setup enables small settling times ($<10\mu\text{s}$) and overshoots ($<1\text{V}$ for $1\mu\text{F}$ blocking caps) for the ILC power pulsing.
- Power of one layer is small (1% duty cycle): 110mW per in-detector layer, 10W in total for one layer (preliminary).