


# *SLAB COOLING*

- *DEMONSTRATOR*
- *EUDET*
- *CALICE*





Denis Grondin ([grondin@lpsc.in2p3.fr](mailto:grondin@lpsc.in2p3.fr))  
Julien Giraud ([giraud@lpsc.in2p3.fr](mailto:giraud@lpsc.in2p3.fr))




# SLAB COOLING – CONSTRAINTS


## Mechanical constraints on ECAL electronics:




DIF is part of last ASU of the SLAB  
Minimum Space for cooling necessary




Place for cabling : DAQ + HV + GND  
Service space between cooling and HCAL > 1cm



Space for HV and GND



Demonstrator: cooling and copper drain extremities



Passing through the rail: OK

# SLAB COOLING - DEMONSTRATOR


## DEMONSTRATOR design

Hot Point = FPGA power : 200mW to 2 W

Nominal : 275 mW


Maxi : 1 W

Hot Points ( $\Sigma$ power = 0.2 W to 1 or 2 W)



The copper foil should recover this geometry  
In order to validate thermal simulations / tests

- The goal of thermal test is to build a slab as close as possible to numerical simulations in order to validate the slab's model (transfert coefficients) and check the *~real thermal dissipation*, so, to verify the behaviour of the cooling system in EUDET's configuration; even if it's not the last version of design (PCB, Interface and DIF cards...)



FPGA cooling (direct contact by local copper deformation)

Limit of copper foil (for upper side + ~6mm for back side due to 45° angle)

FPGA Cooling with the rest of slab  
size of Interface and DIF cards to be confirmed – FPGA too

# Design of copper foils

The expected heat shield thickness is  $500 \mu\text{m} = 100 + 400 \mu\text{m}$ :

⇒ Brazing of copper foils ( $T < 300^\circ\text{C}$ ) to be validated

Heat shield : 100 (housing Al or CuBe?) + 300 or 400  $\mu\text{m}$  Cu = 4 options for copper assembling to test: 

## ■ Options 1

- 100 $\mu\text{m}$  housing Cu.. + **400  $\mu\text{m}$**  Cu (without brazing – with holes) / **0.4 mm** considered for simulation. Thermal grease only in holes (1.8x1.8 cm<sup>2</sup> chips\***400  $\mu\text{m}$**  thick).

## ■ Options 2


- 100 $\mu\text{m}$  housing Cu.. + **400  $\mu\text{m}$**  Cu + 0.05 (silver brazed) / **0.5 mm** considered for simulation. Thermal grease only in holes (1.8x1.8 cm<sup>2</sup> chips\***400  $\mu\text{m}$**  thick).

## ■ Options 3

- 100 $\mu\text{m}$  housing Cu.. + **300  $\mu\text{m}$**  Cu + 0.05 (silver brazed) / **0.4 mm** considered for simulation. Thermal grease only in holes (1.8x1.8 cm<sup>2</sup> chips\***300  $\mu\text{m}$**  thick).

## ■ Options 4

- 100 $\mu\text{m}$  housing Cu.. + **400  $\mu\text{m}$**  Cu (whithout brazing) / **0.4 mm** considered for simulation. No holes (1.8x1.8 cm<sup>2</sup>), chip no overlapping.



*Simulations to be performed on the final option for demonstrator.*

*Actually done with 100 $\mu\text{m}$  housing Al + 300  $\mu\text{m}$  Cu with holes and grease (0.4 mm considered for simulation)*

For simulation : the 100 $\mu\text{m}$  housing Cu do not cover the ADAPTER et DIF cards.


The copper drain is adapted / DIF card to be in contact with FPGA on DIF (« hot » Kapton for demonstrator)

# SLAB COOLING - EUDET

## Boundary condition:

Thermal foam :  $\lambda = 3 \text{ w/mK}$

Convective flux into pipe with fluid at 20°C ( $h = 3445 \text{ W/m}^2.\text{K}$ )





Cold copper bloc inserted between 2 copper plate of 1 slab

- Load** (for 1 half slab = 1 side)
- Channel heat flux : 25  $\mu\text{W}$
- Number of channel / chip : 64 (Hardroc)
- Number of chip / wafer : 4
- Number of wafer on 1/2 SLAB : 32

Total wafer power :  $25 \times 10^{-6} \times 64 \times 4 \times 32$   
**= 0.205 W**

FPGA power : **0.3 W nominal**  
**=> 2 W for test**



# SLAB COOLING - EUDET

Model presentation:


Holes : 18 x 18

Chip : 5.5 x 5.5

Wafer : 90 x 90

Thermal paste  
0.4 = w/m K


Copper :  $\lambda$   
400 w/m K



90 x 16 = 1440  
Separation

FPGA (multiple position for test)

# SLAB COOLING - EUDET



Upper copper plate :  $E_p = 0.1 \text{ mm}$


Full thermal contact between Upper and main copper plate

Main copper plate :  $E_p = 0.3 \text{ mm}$   
(include Adapter and DIF card)

Fluid circulation pipe

**Note :** The thermal finite element model (shell element) is favorable near the ship power input.

The error estimation is  $1^\circ\text{C}$ .




Main copper plate

Thermal foam  $\lambda = 3 \text{ W/mK}$   
(thickness  $0.5 \text{ mm}$ )


Cold lock (copper)

# SLAB COOLING - EUDET

**Load case 1** : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power : 0,3 w => **FPGA power distribution : 55 x 77.5 (KAPTON)**




Temperature :  
Full amplitude : 8.2°C  
**OK**






# SLAB COOLING - EUDET

**Load case 2** : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power : 2 W => **FPGA power distribution : 55 x 77.5 (KAPTON)**




Temperature :  
full amplitude : 28.5 °C  
ship amplitude : 12 °C

**OK**




# SLAB COOLING - EUDET

**Load case 3** : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power : 0.3 W => **FPGA power distribution : 10 x 5 extrema position**




Temperature :  
Full amplitude : 8.2 °c

OK




# SLAB COOLING - EUDET

**Load case 4** : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power 2 w => **FPGA power distribution : 10 x 5 extrema position through foam ep 0.2 mm**




**Temperature :**  
**Full amplitude : 44 °c**  
**Ship amplitude : 20 °c**



# SLAB COOLING - EUDET


**Load case 5** : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power 0.3 w => **FPGA power distribution : 10 x 5 extrema position through PCB EP 1.6 mm ( $\lambda = 0.26$  W/mK) and foam ep 0.2 mm**



Temperature :  
Full amplitude : 40 °c  
Ship amplitude : 15 °c



OK but...

...better cooling if direct contact with FPGA !



# SLAB COOLING - EUDET

**Load case 6** : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power 2 w => **FPGA power distribution : 10 x 5 extrema position through PCB EP 1.6 mm and foam ep 0.2 mm**



**NO**

**Cooling to be in contact with FPGA !**

**Temperature :**  
**Full amplitude : 270 °c**

## DEMONSTRATOR design (more questions ...)


To reproduce as precisely as possible these tests in simulations:

Hot point + temperature sensor

Copper

H composit

PCB



Q1 : For simulations: location and dimensions of heat sources & probes

Q2 : FPGA real consumption and position

Q3 : Distance between Hot point and temperature sensor

Q4 : Hot point / Copper liaison (thermal paste), real thickness ?


Q5 : Thermal paste conduction = 0,4 W/mK ?

Q6 : (for EUDET too) PCB thickness up to 1 or 1.2 mm - Hole in copper/chips : 18 x 18 mm ?

Q7 : Bumpy resin for chips on wire-bonding.. => thermal paste only on chips ?

## Demonstrator

To sum-up, in order to install the cooling system and to correlate with numerical simulations:

- For simulations, exact location of heat sources to be confirmed 
- Heat shield Geometry / Thermal insulation of slab for tests: drawings given to LAL. *OK*
- Chiller ordered *OK*
- Flux,  $T^\circ$  probes to be ordered: *Sept.*
- 3 stages Cooling system drawing *OK*
- 3 stages Cooling system to be machined: *Sept.*

**Goal:**

- Test of cooling system: mechanical aspect and performances
- Optimization of simulation: conductivities, materials, geometries

## EUDET

MANCHESTER  
1824

Backend system (DIF support): **Confirmation of FPGA consumption and position...**



**EUDET module: structures** to be assembled and tested with cooling system.



Detector slabs **integration for thermal tests** with tuned power, copper shields with specific geometry and temperature probes.

- Interface card ? Dimensions and specificities ?
- DIF: integrated or not, supporting, jumble...

## Goal:

• Simulations to be performed with demonstrator's approved values to validate the whole cooling of EUDET.