



Sequence of test pulses. 12mV/fC, long shaping, long PA-decay



Tester digitizes 12 bit, 40MHz

artificial


Varying DC-levels




Renormalise DC levels by measured values




Pulse fitting does not work properly. Believe it because of the tails
 We do the judgement from the previous figure if we can not get it to work automatically.



Noise RMS in ADC channels. Some setupdependence




DC levels on low output. +/-20mV in chip, +/-50mV between chips.
 Shaping time and gain changes DC levels




DC levels on High output

One channel, different settings




Changes more with gain setting than shaping time

OutHigh - OutLow vs Shaping




FEC test




RMS noise

All 128 channels, cable connected

Highest gain, shortest shaping (wrong polarity)



Same setting, local grounding of ALTRO analog & digital



On the small chamber, 12mV/fC, longest shaping, right pol.