

1m² GRPC Acquisition System

C. Combaret, IPN Lyon

For the EU DHCAL collaboration

c.combaret@ipnl.in2p3.fr

- Glass RPC and semi-digital calorimetry
- DAQ
- Data format
- DAQ tests
- Injection with test capacitor functionality
- Cosmic run
- What next?


Glass RPC

- Very thin detector (< 3 mm)
- Efficient, cheap, well known from previous experiments
- No magnetic field effects
- High granularity (1cm^2 pads)

Electronics

- Embedded
- Thin (< 5 mm)
- Reduced connectivity to outside detector
- Very tight power budget

Detector proposed for ILD




Constraints :

- Large area detectors (up to 3m x 1m)
- Thin (RPC + electronics = 6 mm)
- Low cost
- Industrialized easily

Glass RPC and (semi) digital calorimetry - 3


Hardroc v1 ASIC



Hardroc1 chip
(LAL - Orsay)

All parameters are programmed by slow control (serialized)

- Memory depth = 128 events
- 64 channels
- 2 bits per channel




(Very) simplified view of Hardroc 1



Glass RPC and (semi) digital calorimetry - 4

ASICs slow control




Slow control is daisy chained (shift registers)

Each Hardroc asic = 571 slow control bits

→ functions enable/disable, gains, thresholds, DAC levels



Glass RPC and (semi) digital calorimetry - 5 ASICs digital readout



Digital readout is chained (open drain lines)


Each ASIC can be externally or internally triggered

Each ASIC has an internal BCID counter to time stamp each recorded event

Glass RPC and (semi) digital calorimetry - 7

View of one chain

1 m = 1 slab = 48 Hardroc ASICs




PCB 1
24 hardrocs
(IPNL - Lyon)

PCBs connected with
0 ohms resistors (and
aluminium tape...)

PCB 2
24 hardrocs
(IPNL - Lyon)

DIF board
(LAPP - Annecy)

Glass RPC and (semi) digital calorimetry - 8 1 m² of equipped detector





DAQ presentation

Developed within the Xdaq framework

(<https://twiki.cern.ch/twiki//bin/view/XdaqWiki/WebHome>)


Running on one or several DAQ PCs (running on scientific linux 4)

User interface is a web page

Can be easily accessed from any PC in the network (ie DAQ PC(s) in experimental area and laptop(s) in control room)

Security procedures and access restriction can be obtained with standard network tools

DAQ Schematic view



LDA ODR PC DAQ for m3

DAQ software (Xdaq framework)



DAQ

sample screen shot (manual mode)

ManualControl

http://134.158.142.44:1972/urn:xdaq-application:lid=20/

Google Home

FTDI support

ResetFT245
FT245GetStatus
Refresh
Close
SendToOne

Register access

Address (Hex) 0
Data (Hex) 0
Read Write

Command access

Command (Hex) 0
SendCommand

Reset access

ResetFPGA
ResetASIC
ResetBCID
ResetSC
ResetSR
ResetSCReport
ResetDIFCpts

ASIC power supply

PowerAnalog
PowerDAC
PowerSS
PowerDigital
PowerADC
RefreshASICPowerStatus

Detector Power control

AVDDShdn
DVDDShdn
RefreshSlabPowerStatus

Slow control

Load OK CRC OK
FT101009
ConfigureSLC ReadSLCStatus RefreshNbOfASICs

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 46 47 48

Detector Monitoring

DIF Imon gain 50
Slab Imon gain 50
Monitored channel 3
Sequence function Sequence
ConfigureMonitoring EnableMonitoring

Numerical readout

Standard mode Manual ConfigureNumericalReadout
StartAcquisition SendExtTrigger SendRamFullExt StartReadout SendReadout ReadoutData DigitalFlushFIFO

Analog readout

Timer Hold Register 5
StartAnalogAcq SendAnalogTrigger SetTimerHoldRegister

Rechercher : Suisvant Précédent Surligner tout Respecter la casse

Terminé



DAQ capabilities

3 modes to operate the DAQ :

- *Manual mode* : all functions, commands and registers of one or several DIF(s) are accessible one by one (mainly used for debug purpose)
- *Semi Automated mode* : More complex functions of one or several DIF(s) can be performed, ie send slow control, start acquisition
- *Automated mode* : All behavior is driven by main finite state machine


2 trigger modes :

- *Standard mode* :
 - Hardrocs store data on the external trigger
 - Data are sent to the DAQ PCs when RAM is full
- *Beamtest Mode* :
 - Hardrocs store all valid data (internally autotriggered)
 - Hardrocs stop storing on external trigger (i.e. common stop) and send data to DAQ PCs



DAQ

Data format



Functional, convenient for tests but needs to be a bit more complex for long term runs (slow control parameters in the header, precise time stamp ...)




DAQ Test

The 3 counters in each data frame's header can be used to evaluate electronics and DAQ efficiency (in beam test mode) :

Global trigger counter (GTC) : Counts all triggers received by the DIF

DIF trigger counter (DTC): Counts triggers received when the DIF is ready to acquire

Acq trigger counter (ATC): Counts triggers received when the DAQ software is ready to receive data



Conditions :

All channels of one ASIC are hit
Trigger is periodic (pulse generator)


Transfer time :

170 μ s from slab to DIF
100 μ s from DIF to PC through USB
(close to 1MB/s)
--> 3.7kHz limit due to data transfers



Injection with test capacitor functionality - 1


Each Hardroc has a test pin connected to an internal capacitor linked to each channel preamplifier input






Injections with test capacitor functionality -2


Board2DLev0




Board2DLev0



Board2DLev1







Board2DLev1



Hardroc 11 has been hit on channel 1
Charge injected is 3.2pC (1.6V on 2pF)




Injections with test capacitor functionality -3




Hardroc 42 has been hit on channel 1
Charge injected is 3.2pC (1.6V on 2pF)

Cosmic run taken one 1 slab


Board2DLev0




Board2DLev0



Board2DLev1



Board2DLev1



Area covered by Photomultiplier
used for cosmic trigger

What next?

We have a stable and reliable setup with :

A 1m² GRPC detector

A 1m² readout electronics

A DAQ software successfully running and stable overnight

In the very near future :

Test , test and test again to eliminate every bugs

Go to CERN for a beam test in june

Develop useful but not vital functionalities (advanced online monitor, database for ASICs configuration)

Perform extensive cosmic tests

Afterwards :

Implement support for Hardroc2

Test power pulsing

Go for the m3!

Thank you for your
attention

Backup slides

Aim : Adjust thresholds according to each channel pedestal
Reduce dispersion

Mean : Inject a known charge to each input of each ASIC and record the threshold at which an information has been stored in memory

