


---

*Progress report on the  
LPSC-Grenoble  
contribution in micro-  
electronics (ADC + DAC)*


J-Y. Hostachy, J. Bouvier, D. Dzahini, L.  
Galin-Martel, E. Lagorio, F-E. Rarbi, O.  
Rossetto, C. Vescovi

# Fast Digitizer for CALICE





# Why a high speed ADC ?

- Multiplex 32/64 to 1 ADC
- High speed converter:
  - Read all channels faster
  - More “IDLE mode” time => **Saving power**
  - digital noise source from one ADC







# 25 MHz, 12 bits, 2V<sub>pp</sub> Pipeline ADC




Full 1.5 bit  
per stage

# Tests of the pipeline ADC



# Average Power Pulsing Budget




$$T_{TC} \text{ (Total Time conversion)} = 40\text{ns} \times 64 \times 16$$

$$= 41\mu\text{s}$$

$$\text{MUX + ADC Power Consumption per channel} = ((P_{ADC} + P_{MUX}) \times T_{TC}) / 200\text{ms} / 64\text{ch}$$

→ **141nW/channel**

# A multi bit 2.5 bits 1st stage ADC




1.5 bit stage

3 bit Flash


2.5 bit stage

Digital correction



Front-end stage


Back-end ADC




# Dynamic Element Matching (DEM)

Dynamic Element Matching effect (simulation estimate)  
Distortion reduced => Improvement of INL

Without DEM => INL = 4 LSB



With DEM => INL = 0.4 LSB








# 16 bit Sigma Delta DAC

Fine results **but an integrated filter is needed** to generate a DC signal


**This is not trivial**, this is why we consider another architecture “ $C_2C$ ”



# 12 bit 4 MHz DAC for calibration (Segmented arrays of switched capacitors)



12 bits with INL = +/- 0.4 LSB



This 12 bits is the basis to go forward  
to a 14 and 16 bit version.