Charge Readout Chip Development & & System Level Considerations

Alice TPC FEE - MWPC Readout

Front End Electronics Architecture



Alice TPC FEE - MWPC Readout



ALICE TPC Front End Card: Layout, Cooling and Mounting



ALICE TPC - Readout Chambers



Installation of ALICE Front End Electronics (Feb-May '06)



M. Mager - L. Musa





- ✓ number of channels: 32 or 64
- programmable charge amplifier
 - sensitive to a charge in the range: $\sim 10^2$ $\sim 10^6$ electrons
 - Peaking time: 30ns 120ns
- high-speed high-resolution A/D converter
 - sampling rate: 40MHz
- programmable digital filter for noise reduction and signal interpolation;
- a signal processor for the extraction and compression of the signal information (charge and time of occurrence).
- Two readout modes: external trigger or self-triggered
- Trigger can have any position wrt the acquisition window
- ✓ Standby mode

Charge Readout Chip Block Diagram



Charge Readout Chip - Amplifier and ADC



Layout of 12-channel PASA prototype



Layout of 2-channel ADC prototype

16-channel Shaping amplifier prototype

- 16-channel 4th order CSA
- programmable polarity
- programmable gain: 12-27 mV/fC
- Programmable peaking time: 30-120ns
- Process: IBM CMOS 0.13 μm
- area: 3 mm²
- 1.5 V single supply, power: <8mW/channel
- MPR samples (1000): May 07

2-channel ADC prototype

- 10-bit ADC, 40MHz sampling frequency
- Pipelined differential architecture
- Process: IBM CMOS 0.13 μm
- area: 0.7 mm²
- 1.5 V single supply
- Power/channel: 33mW @ 40MHz, 18mW @ 20MHz
- MPR samples (40): Jan 09

Charge Readout Chip - Digital Data Processor



RB: ring buffer, DSC: digital signal conditioner, PF: pulse finder ZS: zero suppression, MEB: multi event buffer

Main Features

- Programmable architecture
 - o trigger related acquisition
 - o trigger-less acquisition
 - o free pos. of acq. window
- Flexible use of memory
- •Full digital signal conditioning
- 3D zero suppression
- Integrated readout network

(3D) pulse/peak finder







M. Mager - L. Musa

Considerations on readout plane

IC Area (die size)

- 1-2 mm² /channel
 - Shaping amplifier 0.2 mm²
 - ADC
 0.7 mm² (prototype ⇒room for improvement)
 - Digital processor 0.6 mm² (estimate)
- in the following we consider the case of 1.5mm² / channel
- 64 ch / chip 🔿 ~ 100 mm²

Area of the chip on the PCB: $14 \times 14 \text{ mm}^2$ / chip $\Rightarrow \sim 3 \text{ mm}^2$ / pad

PCB dimensions < 40 x 40 cm² ⇒ 20000 pads (8mm²/pad), ~300 FE chips / board

Considerations on readout plane

PCB topology and layer stack-up



Power consumption (for 30ns peaking time, 40Mhz sampling, 3mm² pad)

- amplifier 8 mW / channel
- ADC 30 mW / channel
- Digital Proc 4 mW / channel
- Power regulation and links 10 mW / channel
- duty cycle: 1%
- average power / channel ~ 0.5 mW / channel
- average power / m² 167 W

