

# SPIROC Asic: Overview of the Characterisation Measurements



Riccardo Fabbri [DESY-FLC]



Fourth EUDET Annual Meeting:

Geneva, 19 October 2009

# Table of Content

- SPIROC ASIC Description and Properties*
- Test-Bench Description*
- Electrical Noise Investigation*
- ENC and Input Detector Capacitance*
- Pedestals Uniformity*
- Trigger Discriminator and Efficiency*
- Trigger Time Walk and Jitter*
- SiPM Voltage Adjustment*
- Low Gain - High Gain Coupling*
- Cross Talk between Input Channels*
- Track and Hold Switch*
- Dynamic Range, Linearity, and Gain of the ASIC*
- Amplitude Dependence on Shaping Time*
- SiPM Single-Pixel Spectra*
- Towards Real Data Taking Conditions*
- Conclusions*

Measurements presented here done in collaboration with *B. Lutz [DESY]* and *W. Shen [Heidelberg]*


**NOTE: In investigating the SPIROC response to signal from SiPMs, devices from MEPhy/Pulsar were used [ $1 \times 1 \text{ mm}^2$ , 1156 pxls, gain:  $0.25 - 1.00 \cdot 10^6$ ]  
⇒ same devices used in AHCAL test-beam operations**

# *SPIROC ASIC Description and Properties*

- ➊ Dedicated front-end electronics for ILC analogue HCAL (AHCAL)
- ➋ Replacement of ILC-SiPM ASIC currently used in AHCAL prototype
- ➌ It embeds cutting edge features to fullfil ILC final requirements:
  - low noise
  - low power dissipation (should sit inside the detector)
  - large number of readout (SiPM) channels: 36
  - auto-trigger (according to preselected threshold levels)
  - input signals internally processed (pre-amplification, shaping, ADC)
  - large dynamic range (should allow calibration & cover SiPM range)
- ➍ Developed by LAL/OMEGA Paris
- ➎ Commisioning performed (and on-going) mainly at DESY
- ➏ Measurements presented here concern SPIROC IB version (no digital part)


# SPIROC ASIC Description and Properties

Analogue part:  
one channel layout



# SPIROC ASIC Description and Properties


Analogue part:  
one channel layout



Adjustable bias voltage for each SiPM

# SPIROC ASIC Description and Properties


Analogue part:  
one channel layout



Separate channels for adjustable pre-amplification in low/high gain mode of input signal

# SPIROC ASIC Description and Properties


Analogue part:  
one channel layout



adjustable shaping time

# SPIROC ASIC Description and Properties


Analogue part:  
one channel layout



*fast shaper for ...*

# SPIROC ASIC Description and Properties


Analogue part:  
one channel layout



...autotrigger (to eventually hold the analogue shaped signal)

# SPIROC ASIC Description and Properties


Analogue part:  
one channel layout



Internal ADC to locally digitise signal amplitude


# SPIROC ASIC Description and Properties

Analogue part:  
one channel layout



plus digital stage (not shown here) to synchronise acquisition/readout with ILC timing


# *Test-Bench Description*




# *Noise Investigation*

# Electrical Noise Investigation

- Noise affecting processed signal was measured at different working conditions of the chip (no input line connected)  
⇒ uniformity between 36 channels found within fraction of millivolt





↑ for 50 ns shaping time ↑



↑ for 400 fF variable capacitance ↑

# Additional Sources to Noise


- Additional source can affect signal (no input line connected)



Negligible effect from switching on clock  
and plugging in USB

# ENC and Input Detector Capacitance

- Connecting a SiPM expected to increase noise depending on coupling capacitance (CC)  
⇒ important to quantify noise sensitivity to external variable capacitance (SiPM)



According to measurements:

S/N achievable by the chip ranges  
between 4.7 and 3.6

20% effects in the 0-100 pF range

# *Trigger Studies*


# *Auto-Trigger Mode Operation Principles*

- ➊ Chip designed to operate in 'auto-trigger' mode
- ➋ Signal from 15 ns fast shaping line enters an adjustable discriminator
  - 10 bits DAC common to all channels
  - Threshold for each channel individually adjustable by 4 bits DAC
- ➌ If signal overshoots threshold, trigger is generated to hold signal at its peaking amplitude and store in analogue memory
- ➍ Important to investigate trigger efficiency and homogeneity for 36 channels
- ➎ Uncertainty on trigger timing should be studied

# Common Threshold Level (10 bits DAC)


## Calibration:

- Change DAC via LabView GUI
- Measure voltage on board with voltmeter



## Trigger Efficiency (for pedestal):

- Increase DAC via LabView GUI:
- Count generated triggers




↑ measured noise:  $\approx 2\text{-}3 \text{ mV}$  ↑


channel to channel spread: 8 mV

# Trigger Time Walk and Jitter

Time Walk:



Jitter:




Time walk typically large only when close to threshold

- ⇒ Potential auto-trigger operation for calibrations (it was not foreseen!)
- ⇒ No problems for physics mode (threshold at 1/2 mip)


# *Dynamic Range, Linearity, and Gain of the ASIC*

# Track and Hold Switch


- ➊ Processed signal foreseen to be held at peaking amplitude by track and hold switch
- ➋ Peaking amplitude reconstructed using T&H found to be:
  - charge dependent
  - larger than w/o using T&H
- ➌ Using T&H switch is necessary for extensive systematical measurements
- ➍ T&H switch foreseen in ILC data taking
  - ⇒ used for presented measurements
  - ⇒ possible effects on measurements
- ➎ W/O T&H peaking amplitude appears linear



# Linearity Measurements





$$\begin{aligned} 1 \text{ pxl} \\ = \\ 5 \cdot 10^5 \text{ e} \\ \approx \\ 0.08 \text{ pC} \end{aligned}$$



- SiPM dynamic range up to  $\approx 77$  mips (1156 pxl / 15 pxl per mip)  $\approx 92$  pC
- $\Rightarrow$  covered for  $FC \geq 400$  fF (physics mode) [calibration OK for  $> 100$  fF] at  $5 \cdot 10^5$  gain
- $\Rightarrow$  strong non-linearity due to T&H switch (possibly understood by Orsay group)

# Gain Measurements

Gain calculated as  $G_{ASIC} = \frac{V_{output}}{Q_{input}} \left[ \frac{mV}{pC} \right]$





⇒ Expected behaviour  $1/C_{FC}$  observed

⇒ Qualitative agreement with Orsay measurements

# *Simulating Real Data Taking Conditions*

# Data Taking in Physics Mode


- We want a proof of principle that chip can operate in auto-trigger mode (1/2 mip cut)
- Process signal from LED-flashed SiPM
- ⇒ LED amplitude tuned to generate one mip-like signal [maximum around 15 pxls;  $\approx 8 \text{ mV per pxi}$ ]



⇒ Almost 100% signal induced triggers at 1/2 mip threshold cut (proof of principle)

# Single-Pixel Spectra

- How are SiPM calibrations foreseen?  $\implies$  Process signal from SiPM flashed by LED
- What about auto-trigger mode for thermal noise?





Dominating thermal noise:

can be fitted


# Single-Pixel Spectra

- How are SiPM calibrations foreseen?  $\implies$  Process signal from SiPM flashed by LED
- What about auto-trigger mode for thermal noise?



Dominating thermal noise:



can be fitted



cannot be fitted


# Single-Pixel Spectra

- How are SiPM calibrations foreseen?  $\implies$  Process signal from SiPM flashed by LED
- What about auto-trigger mode for thermal noise?



Dominating thermal noise:

can be fitted



cannot be fitted

$\implies$  Potentiality to calibrate photodetector in auto-trigger: with SiPMs with large pxl gain!

# Summary and Outlook


- ➊ Analogue component of SPIROC ASIC extensively investigated
  - 👉 measurements presented for SPIROC IB chip version
- ➋ Dynamic range for physics/calibration modes possibly covered
  - 👉 depends on pixel gain of SiPM to be used
- ➌ ASIC can operate in auto-trigger mode
- ➍ Low noise measured
- ➎ Gain as expected
- ➏ Residuals to linearity of HV DAC adjustment sizable
  - 👉 reproducible; we can correct for it via calibration!
- ➐ Track and Hold switch strongly affects (linearity) the measurements
- ➑ As further steps:
  - 👉 proceed with SPIROC II
  - 👉 timing measurements
  - 👉 power pulsing

LC Internal Report ready

# *Backup Slides*

# ENC and Input Detector Capacitance


- Connecting a SiPM expected to increase noise depending on coupling capacitance (CC)  
⇒ observed non-reproducibility



- ⇒ non-reproducibility possibly due to experimental setup

# Noise Uniformity



- Noise measured for all 36 channels (no input line connected)



**Non uniformity is negligible**

# Pedestals Uniformity


- Pedestal measured in all 36 channels (input lines not connected)




Spread slightly larger than what reported by Orsay group

# Trigger Time Walk and Jitter

- Main uncertainty of trigger timing:  
amplitude dependence




Time Walk:  $\Rightarrow$  Mean



Time Jitter:  $\Rightarrow$  RMS


noise dependence



# Cross-Talk between Input Channels


- ASIC should handle 36 input lines
- Orsay measurements presented for low injected charge values
  - estimated cross-talk:  $\approx 0.3\%$  at  $Q_{inj} = 15 \text{ pC}$
- Extend measurements to wider input charge range (up to  $\approx 33 \text{ mips}$ )

- ⇒ Pedestal variation within  $\approx \pm 0.5\% \text{ mV}$
- ⇒ Result close to previous measurement
  - within systematics (fluctuations)
  - fluctuations given by setup/analysis ?





# Low Gain - High Gain Coupling

- Low and high gain paths are electrically coupled
  - charge sharing between paths influenced by preamplifier gain



# Low Gain - High Gain Coupling



- ➊ Low and high gain paths are electrically coupled
  - charge sharing between paths influenced by preamplifier gain
- ➋ Negligible effect in high gain path by LG preamplification



- ➌ Up to 10% effect in low gain path by HG preamplification

# SiPM Voltage Adjustment

- ASIC foreseen to provide common forward voltage to 36 connected SiPMs
- Single channel voltage tuning provided by dedicated 8 bit DAC adjustment
- Calibration of DAC to HV performed via dedicated LabView routines




# SiPM Voltage Adjustment


Applied voltage ranges approximately between 0.0 and 4.5 V

## Possible Problems:

Ranges differ channel by channel




Residuals up to 200 mV



- ⇒ Relative gain change of  $\approx 5.2\%$  due to large residuals ( $\frac{\Delta G}{G \Delta V} \approx \frac{2.6\%}{100mV}$ )?
- ⇒ Systematical uncertainty to energy calibration?

# SiPM Voltage Adjustment



- ➊ Although residuals in HV DAC scan sizable, they are reproducible!



- ⇒ Negligible effects observed within each measurement set
- ⇒ Effects from temperature can be corrected for via calibrations

# Dependence on Shaping Time


- Hold signal timing kept fixed during input charge scan
  - take mean peaking time during scan
- Hold signal timing changed according to shaping time



⇒ In agreement with simulations

# *Peaking Amplitude Linearity W/O T&H*

- The peaking amplitude was measured at the oscilloscope (w/o track and hold switch)



# Data Taking in Physics Mode

- We want a proof of principle that chip can operate in auto-trigger mode (1/2 mip cut)
  - need to know first where threshold is applied / mip amplitude

## Strategy:



- Process signal from SiPM (LED fired) at different threshold values
  - ⇒ Considering entire DAC scan, on average additional 20 DAC units suppress one peak

| DAC value | Suppressed peak number |
|-----------|------------------------|
| 530       | 3                      |
| 510       | 4                      |
| 490       | 5                      |
| 470       | 6                      |
| 450       | 7                      |
| 430       | 8                      |
| 410       | 9                      |
| 390       | 10                     |

⇒ LED amplitude tuned to generate one mip signal (maximum around 15 pxis)





# Determination of Trigger Threshold and SiPM Gain

## SiPM signal for increasing values of DAC threshold





# Determination of Trigger Threshold and SiPM Gain

## SiPM signal for increasing values of DAC threshold




# Determination of Trigger Threshold and SiPM Gain

## SiPM signal for increasing values of DAC threshold



# Determination of Trigger Threshold and SiPM Gain


- SiPM signal with external trigger (for ADC gate and HOLD)




# Mip SiPM Signal in High and Low Gain Modes

- SiPM signal with external trigger (for ADC gate and HOLD)

High Gain




Low Gain



# Single-Pixel Spectra

- Run SPIROC in auto-trigger mode
- Set discriminator threshold approximately above pedestal
  - ⇒ LED can be also off due to overwhelming thermal noise

High pxl gain




⇒ Dominating thermal noise can be fitted

- ➊ Digital part (Internal ADC) not usable in SPIROC I

— now fixed in SPIROC II

- ➋ Linearity of Wilkinson ADC can be investigated



⇒ Similar behaviour observed with ext ADC

