




S-ALTRO

integration and system level studies




Outline

- **status of S-ALIRO development – short summary**
(see Paul's talk in "Special session on microelectronics developments within EUDET (NA2)" for details)
- **Read-out backplane studies**
- **Plans/Outlook**





S-ALTRO design – current status








PCA-16

- CMOS 130 nm
- 0.2 mm²/channel
- < 8 mW/channel
- < 1 mW in standby
- works according specifications
- is already in use (e.g. at DESY)



ADC prototype



courtesy of Hugo França Santos



Single ADC area: $1.57 \times 0.45 = 0.7 \text{ mm}^2$


Prototype area: $2.35 \times 1.6 = 3.76 \text{ mm}^2$




ADC prototype – test

FOM (pJ) @ 40 MS/s






Read-out backplane



courtesy of Antoine Junique






Pads






Dimensions & Layout






Layer stack-up






Power distribution






Signal routing




Close-up view





Close-up view II





Plans

- Adopt design to real geometry, in particular:
 - non-quadratic shape of chamber
 - mounting margins
- Understand heat production and cooling
 - 40mW/ch
- Power pulsing
 - FPGA prototype by Japanese group