# Status of the TimePix/Ingrid module for the Large Prototype

D. Attié, P. Colas, X. Coppolani, M. Lupberger, M. Riallot, J. Timmermans




LCTPC WP Phone meeting 97 January 7, 2010






# 2×4 TimePix/InGrid matrix module for the LPTPC






## Mezzanine card for the 8-chip matrix





### Mezzanine card








# Guard ring card for HV homogeneity








# Support tool for bonding











- The mezzanine card will be first tested using 8 naked TimePix chips
- The mother card will be send to factory in the next days
- Support tool could be built in Saclay

### **Open questions:**

- who will do the bonding of the chip + Ingrid HV
- ready for March?