


Status of the TimePix/Ingrid module for the Large Prototype


D. Attié, P. Colas, X. Coppolani, M. Lupberger, M. Riallot, J. Timmermans

i r f u
—
cea
—
saclay

LCTPC WP Phone meeting 97
January 7, 2010








Top


60 mm



HV bus for InGrids


48 mm


Bottom



Power supply

LVDS data signals





Matière: AU4G		H:11 js:13	Date : 05/01/2010	Dessiné par : RIALLOT	Traitement:
Ech : 1	Qté : 1	Titre : Outillage Bonding			
		Modifié le: / /		Ide: A	Me:
Solid Edge		Document TimePixPanel			Etat: R
				Plan: 1/1	
				C.E.A / SACLAY / IRFU / SEDI	

- The mezzanine card will be first tested using 8 naked TimePix chips
- The mother card will be send to factory in the next days
- Support tool could be built in Saclay

Open questions:

- who will do the bonding of the chip + Ingrid HV
- ready for March ?