



EUDET

Detector R&D towards the International Linear Collider

TPC Task: the Past and the Present

Klaus Dehmelt


DESY

EUDET Annual Meeting in Hamburg


Plenary Session JRA2

September 30th, 2010


- *PCMAG*:
superconducting
magnet, up to 1.25 T
- e^- test beam
@DESY
($1\text{ GeV}/c < p < 6\text{ GeV}/c$)




Cosmic Trigger
Setup



LP as half part
of a TPC





Joint Research Activities (JRA) 1/2/3

JRA2 wants to integrate the efforts of European institutions working on tracking detectors for the ILC. This includes the improvement of existing infrastructures for tracking detectors, the developments of common prototypes, and the development of novel techniques for Si based tracking detectors.

**For the TPC-task:
Infrastructure for Time Projection Chamber
Research and Development**

➤ Performance goals and design parameters for a TPC with standard electronics at the ILC detector

Size (LDC-GLD average)	$\phi = 3.6\text{m}$, $L = 4.3\text{m}$ outside dimensions
Momentum resolution (B=4T)	$\delta(1/p_t) \sim 10 \times 10^{-5}/\text{GeV}/c$ TPC only; $\times 0.4$ incl. IP
Momentum resolution (B=4T)	$\delta(1/p_t) \sim 3 \times 10^{-5}/\text{GeV}/c$ (TPC+IT+VTX+IP).
Solid angle coverage	Up to at least $\cos \theta \sim 0.98$
TPC material budget	$< 0.03X_0$ to outer fieldcage in r $< 0.30X_0$ for readout endcaps in z
Number of pads	$> 1 \times 10^6$ per endcap
Pad size/no.padrows	$\sim 1\text{mm} \times 4\text{--}6\text{mm} / \sim 200$ (standard readout)
$\sigma_{\text{singlepoint}}$ in $r\phi$	$\sim 100\mu\text{m}$ (for radial tracks, averaged over driftlength)
$\sigma_{\text{singlepoint}}$ in rz	$\sim 0.5\text{ mm}$
2-hit resolution in $r\phi$	$< 2\text{ mm}$
2-hit resolution in rz	$< 5\text{ mm}$
dE/dx resolution	$< 5\%$
Performance robustness (for comparison)	$> 95\%$ tracking efficiency for all tracks-TPC only) $(> 95\%$ tracking efficiency for all tracks-VTX only) $> 99\%$ all tracking[13]
Background robustness	Full precision/efficiency in backgrounds of 1% occupancy (simulations estimate $< 0.5\%$ for nominal backgrounds)
Background safety factor	Chamber will be prepared for $10 \times$ worse backgrounds at the ILC start-up.


with MPGD

➤ Performance goals and design parameters for a TPC with standard electronics at the ILC detector

Size (LDC-GLD average)	$\phi = 3.6\text{m}$, $L = 4.3\text{m}$ outside dimensions
Momentum resolution (B=4T)	$\delta(1/p_t) \sim 10 \times 10^{-5}/\text{GeV}/c$ TPC only; $\times 0.4$ incl. IP
Momentum resolution (B=4T)	$\delta(1/p_t) \sim 3 \times 10^{-5}/\text{GeV}/c$ (TPC+IT+VTX+IP).
Solid angle coverage	Up to at least $\cos \theta \sim 0.98$
TPC material budget	$< 0.03X_0$ to outer fieldcage in r $< 0.30X_0$ for readout endcaps in z
Number of pads	$> 1 \times 10^6$ per endcap
Pad size/no.padrows	$\sim 1\text{mm} \times 4\text{--}6\text{mm} / \sim 200$ (standard readout)
$\sigma_{\text{singlepoint}}$ in $r\phi$	$\sim 100\mu\text{m}$ (for radial tracks, averaged over driftlength)
$\sigma_{\text{singlepoint}}$ in rz	$\sim 0.5\text{ mm}$
2-hit resolution in $r\phi$	$< 2\text{ mm}$
2-hit resolution in rz	$< 5\text{ mm}$
dE/dx resolution	$< 5\%$
Performance robustness (for comparison)	$> 95\%$ tracking efficiency for all tracks-TPC only) $(> 95\%$ tracking efficiency for all tracks-VTX only) $> 99\%$ all tracking[13]
Background robustness	Full precision/efficiency in backgrounds of 1% occupancy (simulations estimate $< 0.5\%$ for nominal backgrounds)
Background safety factor	Chamber will be prepared for $10 \times$ worse backgrounds at the ILC start-up.

with MPGD

- Large TPC prototype JRA2:
 - $O(\varnothing) \approx 1$ m
 - low mass field cage
 - modular endplate system for large surface GEM and MicroMegas system
 - development of prototype electronics for GEM and MicroMegas
- Large bore magnet PCMAG JRA2:
 - $B \approx 1$ Tesla, $\varnothing \approx 0.85$ m, standalone He cooling, provided by KEK
 - infrastructure (control, fieldmapping etc.) through EUDET
- Si-envelope



preparing for the test beam



"LP Subsystems Meeting at DESY"

chaired by Klaus Dehmelt (DESY) Participants: Ties Behnke, Paul Golas, Klaus Dehmelt, Ralf Diener, Christian Grefe, Stephan Haensel, Lea Hallermann, Xavier Janssen, Jochen Kaminski, Dean Karlen, Alexander Kauher, Martin Killenberg, Claus Kleinworth, Diana Linzmaier, Krzysztof Komar, Takeshi Matsuda, Ulf Mjoernmark, Anders Oskarsson, Dan Peterson (VRVS), Oliver Schaefer, Franck Senee, Ronald Dean Settles, Akira Sugiyama (VRVS), Jan Timmermans, Peter Wiernemann

from Monday 25 February 2008 (10:00)
to Tuesday 26 February 2008 (18:00)
at DESY Hamburg (SemRm 4a (Mon) / 5 (Tue))

Description : Meeting on status and plans of the LP subsystems for the LP beamtest at DESY in 2008/2009.

[Monday 25 February 2008](#) | [Tuesday 26 February 2008](#) |

Monday 25 February 2008

[top](#)

10:00->10:10 Welcome

Description:

Welcome and Organization of the Meeting (Klaus Dehmelt)

10:10->10:30 Introduction

Description:

Goals of the LCTPC tests (Klaus Dehmelt)

10:30->12:00 Mechanics I

Description:

Akira Sugiyama (via VRVS):

GEM panels

Klaus Dehmelt:



Field-Cage
Infrastructure/Gas/HV
PCMAg



Christian Grefe:

Fieldmap of PCMAg


Ulf Mjoernmark:


Readout (RO) / DAQ based on ALTRO






Diameter: Inner 720 mm,
 Outer 770 mm
 Wall thickness 25 mm
 Length 610 mm
 HV to be applied: up to 20 kV










field cage with anode end plate




field cage with cathode end plate



Pattern seen with Micromegas








D. Peterson, Cornell



MicroMegas module + AFTER electronics
being finalized for first usage in
LP/PCMAG/DESY



- One module (without resistive layer) is finished
- Received in Saclay and being tested. Others with different resistive coatings should follow.






Nov.
2008:
First
beam
 $\sim 7.7^\circ$
test
with
Micro-
Megas



EUDET readout FEC

Front End Electronics Architecture




Gerd Trampitsch, Hugo Franca Santos, Luciano Musa


2

➡ FADC-based (Lund, CERN)


- ✦ 165 PCA16 chips have been tested in Lund, 17 have not passed the final tests → 2368 channels available
- ✦ 800 remaining PCA16 chips are at CERN
- ✦ Tests of the 2nd prototype FEC performed in Lund: performance as expected → 15 boards being produced
- ✦ 40 MHz ALTRO chips are mounted onto 2nd prototype board
- ✦ 1 DRORC, 1 SIU, 1 optical-cable has been sent to Lund for setting up a system to install the new firmware → system will later be used in the test setup at DESY



Testbeam with 2-GEM in Mar2009
About 3200 channels readout electronics



Readout electronics:
Based on ALTRO (ALICE TPC)
L. Joensson, LUND University






TPC will be adjusted

- horizontally
- vertically
- rotationally w.r.t. beam line



Problem: magnetizable components





Design Study of the Magnetmovementtable


Support structures:

- TPC
- PCMAG


F. Hegner, V. Prah, R. Volkenborn, DESY




Power Jack






Linear guiding



Bearing









S. Haensel
HEPHY Vienna

Combined test beam campaign with two Micromegas modules in Nov. 2009



S. Haensel
HEPHY Vienna


Goal :

To demonstrate integration per channel of an analog front-end, an ADC and digital signal processing in a single chip.

Data processing of 100us of data sampled at 10MHz.


Prepare ideas for TPC readout in the ILC & CLIC

Current Design



P. Aspell/M. Mager, CERN

ADC prototype




courtesy of Hugo França Santos

Single ADC area: $1.57 \times 0.45 = 0.7 \text{ mm}^2$


Prototype area: $2.35 \times 1.6 = 3.76 \text{ mm}^2$

M. Mager, CERN




courtesy of Antoine Junique

FOM (pJ) @ 40 MS/s





Protection	Coating 20µm
Metallisation	Au 17µm
Dig signal I	Cu 35µm
	Ppreg 190µm
VDD	Cu 35µm
	FR4 200µm
GND	Cu 35µm
	Ppreg 190µm
Dig signal II	Cu 35µm
	FR4 200µm
GND	Cu 35µm
	Ppreg 190µm
Det GND	Cu 35µm
	FR4 200µm
PAD signal	Cu 35µm
	Ppreg 190µm
PAD plane	Cu 17µm
Metallisation	Au 17µm


Power distribution



M. Mager, CERN



Lines length
Shortest : 0.8 mm
Longest : 10 mm



Goals for the S-Altro16 electronics prototype:

The prototype pad modules has to fit into the present endplate

The chip size should be compatible with a realistic pad size. The final goal is to get down to $1 \times 4 \text{ mm}^2$ pad size. The present pad size is about $1 \times 5 \text{ mm}^2$ and the prototype should be compatible with similar size.

Power pulsing should be prototyped.

A solution for efficient cooling has to be found.

A realistic noise level should be achieved.

Experience with the S-Altro16 chip should guarantee a safe final step to the S-Altro64 chip.

L. Joensson, Lund Univ.

The are obvious disadvantages in mounting all the electronics directly onto the pad module.

Instead a system with Multi Chip Modules is proposed.

- It is a fairly conservative approach, reducing the risks.

- Cheaper to produce

- It has several advantages in the prototyping phase.

- It provides realistic prototyping for safely taking the final step to the S-Altro64 chip.

- It offers better separation between analogue and digital circuitry and it offers great flexibility in terms of how the electronics components are organized.

- The size of the MCM for the S-Altro64 chip is compatible with

- 1x4 mm² pads

- It can be easily moved from a system with GEM readout to a system with MicroMegas readout.

- Its modular structure allows re-design of the readout chain without affecting the pad board




L. Joensson, Lund Univ.

- Gas-/HV-infrastructure
- Infrastructure for LP present and being used
- Infrastructure for SiLC envelope installed
- LP assembled, commissioned and being tested
- LP with three different amplification technologies operated
- First SiLC run performed
- ~22 weeks of test beam with LP operation so far
- >10M events recorded → ~2TB data on GRID
- → more to come

- Items not yet completed:
 - Alignment system for LP within PCMAG to be tested/installed
 - Slow control to be (further) developed
 - Automation of processes
 - DESY GEM module
- Further test beam campaigns for this/next year:
 - + Backplane integrated 7,500 channel readout system, based on ALTRO electronics → just completed
 - + Seven Micromegas modules with AFTER electronics attached to the modules (in 2011)
 - + DESY-GEM module with ALTRO electronics (end 2010?)
- PCMAG modifications in 2011
- S-ALTRO16 to be prototyped


Milestones of JRA2/TPC

Milestones for the TPC development facility		
Milestone	Expected Date	Status
Preamplifier prototype board ready	2007	Available
Field cage available	2008	Available.
DAQ prototype available	2008	Available
Prototype compact readout system ready	2009	In Progress
Final report	2009/10	To Be Done



D. Peterson,
Cornell





Data zero suppression by analogue data processing.

Here example with threshold timing and charge-to-time conversion.

- The time of arrival is derived using the leading edge discriminator.
- The charge of the input signal is encoded into the width of output digital pulse.

A. Kaukher, Univ. Rostock



A. Kaukher, Univ. Rostock

No results with GEM Modules, yet. Higher gas gain is necessary.
Currently, VME crate is not prepared to work in (stray) B-field.

It is planned to use a Micromegas Module. Higher gas gains are possible. Larger area can be covered.


Next step:

- Threshold / efficiency scan,
- Charge-to-time conversion parameter (QDR) scan,
- Z-scan in LTPC.

Signal simulation for a GEM detector is being prepared.
Last milestone (31.12.2009) to be reached in time.

A. Kaukher, Univ. Rostock

Cryo-modules



Modification planned for 2011 → ~6 months duration, after “finishing” beam tests