



Status of the DAQ for the SDHCAL and others...

Vincent Boudry LLR, École polytechnique

Calice Tech. Board SDHCAL readiness review IPN Lyon 03/02/2011





DAQ Task goal

- "Generic" DAQ based AMAP on commercial boards
 - **Extensible** for Large Detectors + redundancy
 - ► **Flexible** → FPGA based : various acquisition modes (triggered, ILC-like)
- Provide the digital readout of CALICE embedded front end (*ROC chips) [1st gen was analogue]
 - All calorimeters seen through CALICE standard Detector InterFace board (DIF)
 - **Sends** configuration; fast commands; clocks; Triggers
 - Receives Data; Busy
 - ▶ 1 (opt. 2) Concentrator cards level
 - ▶ 1 Clock and Control Card (CCC) for the fast signal distribution and collection
 - Advanced Off-Detector Receiver (FPGA based event builder)
 - All signals on 1 cables; add-hoc secure communication protocol
 - "low speed" 8b/10b coding
- 3 CALICE prototypes en route:
 - ▶ SDHCAL : ~400.000 ch; Digital (2b/ch \rightarrow 2.5 with BC information & fmt)
 - ► ECAL : ~ 22.000 ch; Energy $(12b \rightarrow 32.2)$
 - ► AHCAL : ~ 52.000 ch: Energy & time (2×12 b \rightarrow 32.3)

Three TB Running modes:

Physics

- ▶ as fast as possible *IN SPILL*,
- ▶ poissonian stat \rightarrow As low as possible PILE-UP (or not!)
- Data with "low occupancy" (particle type & E dependant)

Demonstrator

- as close as possible from final ILC conditions
 - power pulsing, auto-trig
 - beam conditions close to ILC ? (Duty cycle, occupancy)

Calibration / noise

- ► *a priori*: off spill, fixed rate
- all cells ("maximum occupancy")

TB DAQ modes

Single Event + Ext. Trig

- External trigger (from hodoscope or calibration system) = HOLD
 - Stop Acq, Hold analog data + sampling, Start Acq
- Noise & Beam condition safe (only 1 evt per trigger)
- Single Event + auto-Trig NOW USED IN DHCAL TB
 - ► External trigger (hodoscope) → DIF
 - Stop Acq, ReadOut (last evt ~ triggered one), Start Acq
 - Data sync (for Event building)
 - On synchronized BC ID → need for a SYNC @ MClk (100- 400 ns)
 - On trigger timestamp (e.g. On DIF Timecounter on last internal trigger to ext. trigger): time = (BC-LastBC) × τ_{BC} - DiffCounter × $\tau_{DiffCounter}$
 - BUT: for the AHCAL/Spiroc: the TDC signal needs a SYNC of the clocks ±1ns
 - ► **Rems:** RAMfull → Reset of SLAB with BUSY

ILC like

- StartAcq on Start-of-Spill signal (-δt)
- StopAcq & Readout on End-Of-Spill or RAMfull or a Given # Beam Trigger

4/24

CALICE DAQ2 scheme



5/24

CALICE DAQ2 scheme



LDA-DIF on HDMI (Config, Control, Data, Clock, Trig, Busy, Sync)
 Clock, Trig, Busy & Sync on HDMI (compatible LDA-DIF)
 Optique (alt. Cable) GigE
 Debug USB — External Trigger
 ODR = Off Detector Receiver
 DCC = Data Concentrator Card
 DCC = Clock & Control Card
 DIF = Detetcor InterFace

CALICE DAQ2 scheme



HW availability

Card	#Avail	#Tested	#OK	Remark	All basic HW avail.	
PC	6	6	6	OS needs upgrade		
ODR	10	4	4	(commercial board: no expected default)		
LDA	25	22	17			
HDMI Mezzanines	30	24	13	4 have faulty connectors and are being repaired. Not all cards have 10 conn. working		
GEth mezzanines	25+5	25	20	2 can easily be recovered		
CCC Adapter	25	17	16	Limits # of installations		
CCC	10	10	10	term adaptation maybe be needed		
DCC	2+20	22	21	1 faulty channel on 1 card; 1 burned to be repaired		
ECAL DIF	29	29		equipement for 11 additional ones avail.		
SDHCAL DIF	190	190	183	7 being refurbished; mods needed for HR2 (ok for HR2b)		
AHCAL DIF	4*			*Being produced		

Complete list of HW pieces & location available on https://twiki.cern.ch/twiki/bin/view/CALICE/HardwareListVincent.Boudry@in2p3.frCALICE Tech Board SDHCAL readiness review | IPNL | 3/2/20118/24

Cables

- CERN requires halogen free cables
 - "IS23 does apply to above-ground installations and experiments."
- On shelf: only for HiFi freaks (or Pigeons):
 - beautiful 100€ apiece 5m-long shielded HDMI cable
- 1 reasonable offer:
 - On demand PolyEthylene coating
 - ▶ ~ 25€/cable (5m long, Ø 8.5mm) for 200+ cables.
 - ▶ pbm: 12 weeks delais
 - ~ enough funds on ANR to buy for the m³ SDHCAL (150 needed)
 - Urgent : 12 weeks delay due to boat shipping from China
 - Other demands being surveyed:
 - μMegas (~30 ?)
 - AHCAL (50) and ECAL (30)
 - + 10% spares (enough ?) \rightarrow 260–275



Check F. Davin presentation

FW Performance Map

F. Gastaldi (LLR) + M. Warren (UCL)

	LDA	DCC	DIF's	
Ethernet	✓ at full speed			
CCC	Clk; Trig; Busy	Clk; Trig; Busy	Clk; Trig; Busy	
Nlinks up	10 MUX OK for 6 ch Still instable for >6.	9	1	
Fast Commands	-	✓	✓	
Block transfert (Config loading)	✓	✓	✓	
Data	✔ (< 50 MHz)	✔ (< 50 MHz)	✓ (<50 MHz)	
ROC			Structure Adapt SDHCAL USB Config loading Rest on going	

Generic code for all DIFs G. Vouters (LAPP)+ R. Cornat (LLR)

FW status

- DCC : not much to say
 - ▶ 1 card with 1 channel to be repared
 - ▶ 1 card with P/S burned last week
 - Distribution: 1 @ LAPP, 1 @ IPNL
- LDA
 - Still some problems: not all channels working on all cards (HDMI mezzanine "tricky")
 - Works @ 25 MHz
 - Unstable @ 50 MHz with triggers (passing nearby) on some channels
 - Multiplexing working fine on 6 channels (long running),
 - somewhat OK on 7 (several days),
 - problematic on 8–10 channels (blocking of card @ high data rate) but OK with pauses in data flux (as it should be the case for TB).
- CCC
 - ► ~OK
 - with 1 μs-long signals (due to AC coupling)
 - Jitter on all chain to be measured... (no pbm for SDHCAL)

DIF FW

- FW still in building:
 - Done:
 - Data pseudo-random pattern sending
 - Config reception, storing and echoing
 - Config of ROC chips (on RPC ASU, ECAL FEV7) with X-Check yet
 - Soft Reset
 - Trigger/Busy echo
 - Existing but to be integrated & tested
 - Readout
 - State machine for Acquisition
 - \supset BUSY output...
 - ► To be done
 - Data formatting: on-going
 - Sync mechanism (5 MHz clock out of 50 MHz on trigger signal)

Integration tests

- Working Bench test @ UCL, LLR, Cambridge and now LAPP* and IPNL
- Whole chain established : DAQ PC with ODR \Leftrightarrow LDA \Leftrightarrow DIF and CCC source
- Multiple 10 DIF \Leftrightarrow LDA links established @ high speed
- FastTrig and Busy signals functional.



ECAL FEV7

lech Board SDHCAL readiness review | IPNL | 3/2/2011

13/24

Python Test toolkit

- Interactive hardware test software (GUI)
 - ► Each HW test easily scriptable: simple user-friendly python API: each function defined ↔ 1 graphical pane with "Run" button
 - Available to anyone working with USB/RS/Ethernet devices
- C libraries implementing the complete DIF Task force protocole \rightarrow API

		File Edit Options Buffers Tools Python Help
Configure Script Con	LDA_get_DIF_ends GUL_DCC.py C_DCC_reset Send_FCD_CC_get_status Send_FCD_CC_get_status	<pre>File Edit Options Buffers Tools Python Help file Edit Options Buffers Tools Python Help def send_FC_DCC_get_status(INT0x_lda_out_mask = 0x8): """Send FCMD K28.3/D15.0 (aka. 7C/D15.0, DCC get status) and print out the whole DCC register page"" comma = commons.encode &Bl0b_kd(28, 3) data = commons.encode &Bl0b_kd(28, 3) data = commons.encode &Bl0b_kd(15, 0) ans = LDA.do_lda_send_fastcmd(INT0x_lda_out_mask, comma, data) calicediag.GUI.set_statuspage(ans[16:]) is not False """send fTD print MME [00] return _unpack_DCC_get_status_page(ans[16:]) is not False "" south from When most the part of the file file file file file file file fil</pre>
	Pun O Pun O	Run O -: GUI_DCC.py Bot (7,0) SVN-1428 (Python)

https://svn.in2p3.fr/calice/online-sw/trunk/pyserdiag/

Reliability tests

Stress tests using pseudo-random generator

- $9 \times \text{DIF} \rightarrow 1 \times \text{DCC} \rightarrow 1 \times \text{LDA} \rightarrow \text{PC}$
 - ▶ 9 DIFs (ECAL & SDHCAL) generate pseudo random data
- Results
 - ▶ Direction DIF → LDA \checkmark
 - ► Maximum DCC → LDA link occupancy (40Mbps) ✓
 - ▶ Up to 5.6 TB transferred (2 weeks), no error

End-to-end test: FIFO write/read

- PC \leftrightarrow 1×LDA \leftrightarrow 1×DCC \leftrightarrow 1×DIF
 - Tests both fast-commands and block transfer "read" requests
- PC ↔ LDA Ethernet OK

ROC config loading & checking ✓

Performances

- Rather low demands in term of bandwidth (but >> @ ILC for same vol.)
 - ► SDHCAL : ~ 20MB/s in Spill
 - ► ECAL: ~100MB/s
 - ► AHCAL: ~ 300 MB/s
- Data limited by ASICs readout
 - Modes:
 - test beam single event
 - Test beam burst (≈ ILClike mode)
- Some code (System C, by D. Decotigny) exists for simulation of full chain
- Full scale test scheduled (L. Mirabito)

			DAQ	v2 data flux				
N DIF/LDA	N DIF/DCC	LDA-DIF Dclk [MHz]	LDA-DIF FLUX	LDA Dclk	LDA FLUX	ODR FLUX [MB/s]	Disk Flux [MB/s]	
10	9	50	6.2	5 <mark>1000</mark>	125	1000	0 170	
	BUG 41	Evt Size	Mem Size	ASIC Dclk	ASIC FLUX	1		
Detector	DHCAL	20 8	120	[MHz]	[MB/s]		from LC-DE	T-2004-029
		20 8	120	2.5	0.31	l 	v	
Mode	Calib/Noise Single	Calib/noise Burst	TB Single	TB Burst	Demo	Occupancy 100 GeV π	for in TB evts	
N ASIC/DIF	48	48	4.8	3 4.8	3 4.8	Mean		4.
(NASIC) Touched DIE/pl/	0		2.0	6 2.6 1 1	5 2.6 1 1	sigma	Sizo	2 . 5.4
							10126	0.4
ASIC	20 B	2 560 B	20 E	3 2 560 B	2 560 B			
R/O time 1	64 µ s	s 8192μs	s 64 µ s	s 8192µs	s 8192µs		-	
R/O time ALL	3072μs	s 393 216 μ s	307 μs	s 39322µs	s 39 322 μ s		Parameters	codes
	960 B	122 880 B	96 E	3 12 288 E	12 288 B		Hardware (*	tixed)
R/O time	154 µ s	19661 μ 8	s 15μ	s 1966µs	s 1966µs		DAQ (achie	vable)
LDA w/o DCC	9 600 B	1228 800 B	320 E	3 40 960 B	40 960 B		Filysics (oc	cupancies/
R/O time	77 µ s	9,830 µ s	s 3μ.	s 328µs	s 328 µ s			
]		
DCC	8,640 B	1,105,920 B	288 E	36,864 B	36,864 B			
R/O time	1 382 µ s	i 176 947 μ s	s 46 µ s	s 5898µs	s 5898µs			
LDA w/ DCC	86,400 B	11,059,200 B	2,880 E	3 368,640 B	368,640 B			
R/O time	691 µ s	88474µs	s 23 µ s	s 2949µs	s 2949µs			
ODR	172 800 B	22,118 400 B	5 760 F	3 737 280 P	737 280 B	I		
1000MB/s	173 µ s	22 118 μ s	6μs	s 737 µ s	s 737 µ s			
Disk	172,800 B	22,118,400 B	5,760 E	3 737,280 B	737,280 B			
170MB/s	1016µs	i 130 108 μ s	s 34 µ s	s 4337µs	s 4337µs			
Max R/O time	3072 µ s	: 393 216 ⊭ s	s 307 µ s	s 39322µs	s 39 322 µ s			
Min Freq	0.33 kHz	0.00 kHz	3.26 kHz	z 0.03 kHz	2 0.03 kHz			
Min. evts Freq		0.33 kHz		3.26 kHz	3.26 kHz			
			(19MB/s			-		

To be done

- FW
 - Stress tests of LDA (needed: HW sometimes uneven)
 - SW: recognition & recovery of HW failures (plug-in / out) 14.5 cm: hauteur = 6 cm)
 - Measurement of Clock & trigger dispersion
- HW support for CCC & LDA
 - LDA mechanics "unconventional" and fragile



F. Gastaldi, N. Roche

Fibre

ALIM Ethernet

HDMI

CCC

Reset

Man power available, no show stopper...

Pending questions

- November test with CALICE ECAL φ al prototype \rightarrow requires big adaptations
 - ► readout of CRC (VME 9U)... in xDAQ or in DAQv1⊕ DAQv2
 - Exp. from WHCAL + μ Megas
 - contacted P. Daunsey
 - use a EUDAQ TLU ?
- Slow Control
 - ► DIM
 - ♦ t^o measurement
 - pressure meas
 - ♦ HV
 - Humidity
- Machine interface
 - code available in DAQv1 (Sven Karstensen from DESY)
 - ▶ probably to be improved (slow) ↔ part of AIDA task
 - Readout of machine events \rightarrow BIF card.

Beam InterFace card

Basis:

- CALICE chips use auto-trigger
 - Readout can be triggered by single event using external trigger (e.g. beam hodoscope)
 - \rightarrow "Single event" mode
 - History of Chip is usable (e.g. in case of selective ext. trigger)
 - Readout triggered by environmental internal or extern trigger
 - Chip full
 - ILC-like mode (end-of-spill)
- Require some device to readout the beam line parameters
 - Scintillators; Cherenkov PM (coding of CEDAR bits)
 - ► Time of event (⊃ rec for wire chambers) within a 5 MHZ clock period

Implementation

- 2 solutions
 - Add-hoc card for interfaces with a CALICE ROC (SPIROC ?) + 1 DIF
 - Small adaption (buffers) card on a DIF + "simulation" of a digital ROC in the FPGA
 - Part of the coding can be "tricky"
- Both offer full compatibility with CALICE DIF for the DAQv2.
- To be implemented for 2nd version of CALICE beam test
- One of the task of AIDA (WP8.6.2)
 - ► For "standalone" CALICE tests
 - ▶ Functionnalities \supset in JRA1 TLU

Use of sub-ns TDC for CERN wire chambers until then ?

Conclusion

- All HW is there and working "well enough"
 - Dispatching started (LLR, IPNL, LAPP, DESY)
 - still some non-perfect parts (esp. LDA)
 - extensive test of all LDA to be done
- Last two critical missing interfaces in good progress (∫ early january)
 - ROC handling through HDMI
 - allow for config loading
 - ► DAQv2 HW ↔ xDAQ driver
 - allow for heavy load testing of DAQ SW.
- Still much work needed on the SW side (check Laurent's talk)
 - Slow control to be developed (IPNL & LLR)
 - // development on ECAL now possible

Spares

Clock and Control Card

- Developed at UCL (M. Warren, M. Postranecky)
- Distributes on 8 channels (HDMI, SMAs, NIM, ...) via dedicated circuitry for **low jitter**
 - ► Int | ext clock
 - ► Fast Signal (Trigger | Sync)
- Sums-up BUSY
- Performs Trigger logics
 - ► CPLD
- Was used as DIF-Master (dev^t of LAPP)
 - Aka also sending hard-coded commands to DIF directly
 - Standalone tests with USB readout





CALICE Tech Board SDHCAL readiness review | IPNL | 3/2/2011

Software: XDAQ framework

- dev^{ts} started @IPNL for electronics test using XDAQ in 2008
 - Ch. Combaret (IPNL)
 - Gained (a lot of) impulsion with involvment of L. Mirabito (resp. of DAQ SW for CMS tracker)
- Ran for ≥ 1 year in TB, Cosmics & Electronics test
 - USB readout
 - Interface to old LabView program
- Recent development
 - Writing of LCIO data in RAW format
 - versatile online analysis framework (root histos)
 - → Marlin Based



IPN Lyon

SW status

- Missing critical elements
 - Configuration DB (being worked on)
 - ► DAQ2 interface ↔ XDAQ being worked on
- Missing ancillaries



Implemented