

# Status of firmware DCC & LDA

Remi Cornat
Nicolas Roche
Franck Gastaldi



#### DCC



- Firmware is currently stable
- We have 19 cards available
- Main work since few weeks: Try to send a correct busy signal

I have made a test where a trigger is sent by the CCC card to the DIF via the LDA and DCC. The DIF identifies the trigger and sends a busy signal. There are 2 methods: either a level is sent, either a clock is sent. Matt Warren has implemented a clock detection in the LDA for the busy line (next slide figure)

The Busy detection on DCC is a "or logic".

The clock sent by the DIF is the slow-clock: 2.5 MHz


We have observed a distortion on signal due to the AC-coupling (I suppose)

At the output of LDA, the clock detection has shown a noisy signal. We must check if this signal is correctly decoded by the CCC for the busy.



## Trig, busy diagram (from UK)
















#### LDA




- We have succeeded to send and to receive data on DIF via DCC with this configuration :
  - 1 LDA
  - 5 DCC
  - 3 DIF/DCC
- The first test has shown a data rate to the PC around 12 Mo. I have looked at the source code and I added a buffer (FIFO) before the GBethernet XILINX IP and we have won 10 Mo, the data rate is now around 22 Mo. But we need to make several tests with more DCC and DIF connected in order to validate the stability of this firmware change.



### Jitter measurement







#### Conclusion



- DCC firmware is stable
  - See with the trigger and busy tests if we add a modification
- LDA firmware is currently in a correct state for the intensive tests (need to connect with more than 5 DCC)

#### \_\_\_\_

- Trigger and busy must be checked with the CCC and a system that manage these signals
- For the data rate, an ODR card may be better than a network card

For these 2 items, we don't have the time to make it in a short deadline.