

Performance study of SPIROC2 chip on FEV 7 board

'S. Callier, "'R. Cornat, "'T. Frisson, "'E.Guliyev


CALICE CM



Heidelberg, Germany

14-16 September 2011

**36 channel
dual gain**

**12 bit TDC
12 bit ADC**





Charge => 36 channel


Time => 36 channel


16 bcID

example, 16 bit BCID


0127
0562
0FA0
08A1
0262
0C25
0AEC
01AF
076B
0F28
09F9
02BE
047D
0A34
00F6
07B3
00AA

ChipID





Pedestal for 1 channel in one ASIC, the mean value is around 54 ADC Count or 1.2 MIP (1 MIP = 45 ADC Count)




Slow Control

12 channel,
high gain enabled,
only charge


Pedestal for 4 ASIC and each has 12 channel (example)

The mean value is the almost same for 12 channel



Pedestal difference between two channel in one ASIC.


The difference < 10 ADC Count



Not ideal linearity, but ADC functional for different injected charge





TDC slow control file:

External trigger, hold ext, all channel enabled



2 peaks with distance,

corresponding to the 2 different slopes in TDC ramp



- 1. The 4 /1 SPIROC ASIC chip are tested with injection of charge.**
- 2. The pedestal value smaller than expected value.**
- 3. The TDC signal position observed differ than pedestal position.**
- 4. For various delayed signal the shift observed in TDC count.**

Next step

- 1. SPIROC 2 – see physical signal with different injected signal within few week!**

Injected signal
←
HOLD Ext ←
TRIGGER Ext ←



FEV 7 board →
with
glued Si wafer →

