

# TPC in A JSPS Grant in Aid (Tokubetsu suishin)

## TPC requirements in ILC What we had proposed and what we obtained

- 1 Module( detail -> Yonamine's talk)
- 2 Gate,
- 3 Adv.EndPlate( detail -> Fusayau's talk)

## What we will do schedule

# Requirements to TPC from ILC


Good momentum resolution for high Pt tracks  
 Missing mass resolution @ Higgs shtrahlung

$\sigma/P_T \sim 5 \times 10^{-5} P_T$  ( with VTX )  
 $1 \times 10^{-4} P_T$  (TPC only)


100um spatial resolution  
 over large volume(200hits)  
 calibration system under  
 non-uniform field

Good tracking efficiency for PFA  
 2 track separation  
 robust tracking system  
 dead region

many/fine pitch readout  
 maximize sensitive area




high  $\omega \tau$  gas in strong B field



**Low material budget** for outer detector  
thin Field Cage **honey comb base cylinder(DESY)**

light End Plate **space frame (Cornell)**  
compact readout system w/ cooling  
**ASIC + 2PCO2**

LP1 endplate




**Durable to Background**

low Z material  
less Hydrogen for neutron bkg  
fast drift gas  
shut ion back-flow

**CF4 quencher** instead of CnHm

**Gate device**



**Middle size module structure**  
~25x17 cm<sup>2</sup>  
easy to handle

# R&D is organized under LC-TPC collaboration

## Phase 1

“proof of principle” phase  
study/demonstrate performance  
using small test chamber

Large Prototype test  
using common FC/EP  
test facility (EUNET@DESY)

## Phase 2

“consolidation” phase  
demonstrate performance with  
realistic  
“large” size prototype


## Phase 3

“design” phase  
design real TPC for ILC exp.



# Our schedule@2006

## EUDET



**Not done yet !!**

Target date  
of LP1  
production

limited time for R&D !!

**"Pre-PROTO"** though many issues are not fixed yet

# Concept of Asian GEM module LP1


## Pad plane (w/ Tsinghua U.)

pad pitch ~1.1mm


pad height ~5.5mm

by ~300um diff.@amp.GEM


~5000 pads/module



connectors cover most of the area in backside




## 14um Gate GEM



## Amp. structure

Double 100um thick GEM

GEM stretched by support post to minimize dead(support) area in radial direction



## GEM gate

14um thick GEM

## Difficulties we had met

GEM Gate did not work as we had expected


electron transmission is below 50% with std. technique.

thin(14um) GEM is easily expand @ stretching -> size control is not easy  
touch to neighbor module

Metal Post introduced large field distortion.

Al post was used instead of the super engineering plastic(PEEK) due to COST!!

without GATE, metal post face to drift region and deteriorate E field  
ExB make large distortion to track signal



Module installation test with EP2



# HV leaks/unstable GEM operation

complex electrode connection in limited space  
connection is ensured by screw  
small washer is necessary for mechanical tolerance

mechanical precision of module  
fabrication of GEM structures ; too much

## GEM segmentation


Optimal size of GEM seems to be less than 100cm<sup>2</sup>  
our 2 segment GEM has ~150cm<sup>2</sup>; a little bit larger  
Optimal operation HV condition is not examined

**Many problems happen but they can be fixed by  
matured engineering / technical improvement**

# Expected resolution @ILD TPC based on beam test result

Ryo Yonamine will talk module test results on Sep.13

## Extrapolation of point resolution to the ILD-TPC




**Double GEM seems to satisfy the requirement for the ILD-TPC performance in terms of point resolution.**


# Gate is another issue

We can imagine 3 methods easily.


Traditional wire method



GEM method



micro mesh method



Wire :

wire spacing would be large enough  
not to deteriorate resolution by  $E \times B$   
wire spacing  $\sim O(1 \text{ mm})$   
need stiff structure to stretch wires  
Local change of  $E$  field around wires

GEM :

Electron transmission is in question  
collection/extraction efficiency  
hole pitch  $\sim O(100 \mu\text{m})$   
need structure to hold GEM  
No change of  $E$  field @ drift region

Micro mesh :

need thin mesh  
for higher transmission  
mesh pitch  $\sim O(50 \mu\text{m})$   
  
Larger change of  $E$  field  
@ drift region

# Electron transmission @ Gate

F.Sauli, L.Ropelewski, P.Everaerts NIM A560(2006)269-277

But it not happen to high  $\omega \tau$  gas





Fig. 6. Comparison of electron transmission for two GEM foils: standard (70 μm holes at 140 μm pitch) and large (100 μm holes at 140 μm pitch) gas filling: Ar-CO<sub>2</sub> 70-30.



High elec. transmission @ low  $V_{GEM}$

Hint to use GEM as Gate




More difficult for T2K gas real condition  
even with 14um thick GEM

$E_D = 230$  [V/cm]  
 $E_T = 300$  [V/cm]



- B field dependency  
High B field  $\Rightarrow$  Electrons  
move along B field due to  
lorentz angle,  
# of electrons into the hole  
decreases




# GEM Gate device

Wire gate would work if we make it properly.  
does this fit to LP1 module structure ?

Let us think more about a feasibility of GEM Gate

What limits electron transmission of GEM ?

Aperture seems to be the most important under high B  
Our 14um thick GEM has 35% of aperture  
and obs. trs. was ~0.5 @1T.



hole pitch 140um  
hole diam. 90um

Standard GEM production technique would not provide  
sufficient electron transmission (~80% or more)

**we need 10um thick wall in 100um pitch**

passive process (etching) cannot control 10um



Photo lithography technique may be able to handle

SU8 sample

photoresist structure  
on Si wafer

we are trying to construct  
metal layer but not get result yet.


Keep wire gate as fall back option  
but we hope to make new one




# Integration of PCB+RO electronics

= Advanced Endplate

Present front end electronics



Backplane      Front End Card



reduction of size/material



Pad plane

16 ch ALTRO

PCA16

Kapton cable




SALTRO16

PAD plane

MCM  
Multi Chip Module

## FEC -> 1 chip s-Altro



Original S-Altro contains 64 ch in a chip.  
Bare chips are directly mounted on PCB surface(Flip chip:bump bonding)

Power consumption ~ 20kW/m<sup>2</sup>  
Cooling of PCB/chip is important issue.  
Power pulsing is necessary.

**need verification**

## R&D of sAltro64

S-Altro16 has been developed as prototype and characterization is on-going.

Power consumption will be reconsidered (esp. for ADC)

## R&D of PCB

Analog/digital mixed board

Cooling test using dummy module is on-going  
by 2 phase CO<sub>2</sub>

**AEP related talk  
is given by**

**Fusayasu tomorrow**

# Difficulties of AEP

sAltro64

chip/mount

cooling@test

sAltro16 was made

4 times more channels

circuit check of bare chip

bonding yield

module production yield

possible? how?

## pre-AEP before full AEP

chip mounted on sub-board / not directly on PCB

increase yield of sub-board

easy replacement

but

increase material


increase # connectors

mechanical precision


complex cooling

enough density??

Micromegas module  
using AFTER electronics  
sub-board



# LUND sAltro16 card



Top side


The FEC-MCM for SALTRO16

Connector to readout and LV  
Should be reduced to minimum

Below side

No room for boardcontroller and circuitry for  
Readout. Place on separate card.

Connectors to pads



FPGA Board CTRL

LV Voltage  
regulators

Back plane

LV&ctrl

FEC-MCM

Pad panel

5.00

14.20

3.00 1.40



# What we will do for Next for Completion of "Phase2"

We keep the stretch method to minimize radial dead space  
but we don't use the unremovable "post"  
new structure is necessary

## New Pad Plane

same pad pitch/height  
fit to sAltro16 sub board

common design  
with 3GEM(DESY)  
(MicroMegas ?)  
if possible

## New Amplification structure

New stretch mechanism  
New GEM design : segmentation/HV line  
HV connection

## New RO scheme

sAltro sub board + control board

## test box

simulate LP1 environment / multi module?

# Schedule

2011 | 2012 | 2013 | 2014 | 2015

PCMAG ready

DBD

OLD module

beam test

New PCB

component test

test prod.

beam test

modification

beam test

stretch method test

module fabrication

module fabrication

new GEM

Design test prod.

Readout

sA16 check

Design test prod.

Gate

test on sProto

wire

New

test prod.

Momentum resolution  
tracking efficiency @ boundary  
Long term stability