

CMOS Pixel Sensors adapted to the ILD VTX

M. Winter (PICSEL team of IPHC-Strasbourg)

- Sensor design : coll. with IRFU-Saclay -
- Ladder design : coll. with Bristol - DESY - Oxford -

Tokushin Kick-off Meeting – 13 Septembre 2011



Contents

- *Development of CMOS pixel sensors*
 - ✧ architecture developed - state of the art
 - ✧ ILD-VTX based on CMOS sensors
 - ✧ evolution towards new CMOS technologies
- *Development of ultra-light ladders*
 - ✧ double-sided ladders
 - ✧ unsupported ladders
 - ✧ double-sided ladder performance assessment (AIDA project)
- *Summary*

CMOS Pixel Sensors: Established Architecture

● Main characteristics of MIMOSA sensor equipping EUDET BT:


- ✳ 0.35 μm process with high-resistivity epitaxial layer
(coll. with IRFU/Saclay)
- ✳ column // architecture with in-pixel amplification (cDS)
and end-of-column discrimination, followed by \emptyset
- ✳ active area: 1152 columns of 576 pixels ($21.2 \times 10.6 \text{ mm}^2$)
- ✳ pitch: 18.4 $\mu m \rightarrow \sim 0.7$ million pixels
 - ▷ charge sharing $\Rightarrow \sigma_{sp} \lesssim 3.5 \mu m$
- ✳ $t_{r.o.} \lesssim 100 \mu s$ ($\sim 10^4$ frames/s)
suited to $> 10^6$ part./cm²/s
- ✳ JTAG programmable
- ✳ rolling shutter architecture
 - \Rightarrow full sensitive area dissipation $\equiv 1$ row
 - ▷ $\sim 250 \text{ mW/cm}^2$ power consumption (fct of N_{col})
- ✳ thinned to 50 μm



State-of-the-Art: MIMOSA-28 for the STAR-PXL

● Main characteristics of ULTIMATE (\equiv MIMOSA-28):

- * 0.35 μm process with high-resistivity epitaxial layer
- * column // architecture with in-pixel cDS & amplification
- * end-of-column discrimination & binary charge encoding
- * on-chip zero-suppression
- * active area: 960 columns of 928 pixels ($19.9 \times 19.2 \text{ mm}^2$)
- * pitch: 20.7 μm \rightarrow \sim 0.9 million pixels
 - \hookrightarrow charge sharing $\Rightarrow \sigma_{sp} \gtrsim 3.5 \mu\text{m}$ $\triangleright \triangleright \triangleright$
- * JTAG programmable
- * $t_{r.o.} \lesssim 200 \mu\text{s}$ ($\sim 5 \times 10^3$ frames/s) \Rightarrow suited to $> 10^6$ part./cm²/s
- * 2 outputs at 160 MHz
- * $\lesssim 150 \text{ mW/cm}^2$ power consumption




$\triangleright \triangleright \triangleright$ Tests under way since early April : (50 μm thin)

- * $N \lesssim 15 e^-$ ENC at 30-35 $^\circ\text{C}$ (as MIMOSA-22AHR)
- * CCE (^{55}Fe) similar to MIMOSA-22AHR
 - o Ionising rad. tolerance validated (150 kRad at 30 $^\circ\text{C}$)
 - o NI rad. tolerance validation ($3 \cdot 10^{12} n_{eq}/\text{cm}^2$ at 30 $^\circ\text{C}$) in Oct. 2011

$\triangleright \triangleright \triangleright$ Start of data taking in FY-2012



MIMOSA 28 - epi 20 μm - 30 C vs. MIMOSA 22 AHR - epi 15 μm - S7 - 30 C



CMOS sensors for the ILD-VTX

- **Two types of sensors :**

- ✳ Inner layers ($\lesssim 300 \text{ cm}^2$) : priority to read-out speed & spatial resolution
 - ↪ small pixels ($16 \times 16 / 80 \mu\text{m}^2$) with binary charge encoding
 - ↪ $t_{r.o.} \sim 50 / 10 \mu\text{s}$; $\sigma_{sp} \lesssim 3 / 5 \mu\text{m}$
- ✳ Outer layers ($\sim 3000 \text{ cm}^2$) : priority to power consumption and good resolution
 - ↪ large pixels ($35 \times 35 \mu\text{m}^2$) with 3-4 bits charge encoding
 - ↪ $t_{r.o.} \sim 100 \mu\text{s}$; $\sigma_{sp} \lesssim 4 \mu\text{m}$
- ✳ Total VTX instantaneous (average) power $< 700 \text{ W}$ (20 W)






- **2-sided ladder concept for inner layer :**

- ✳ Square pixels ($16 \times 16 \mu\text{m}^2$) on internal ladder face ($\sigma_{sp} < 3 \mu\text{m}$)
- & Elongated pixels ($16 \times 80 \mu\text{m}^2$) on external ladder face ($t_{r.o.} \sim 10 \mu\text{s}$)

- **Sensor final prototypes :** submitted for fab. Sept. 4th, 2011

- ✳ MIMOSA-30: inner layer prototype with 2-sided read-out
 - ↪ one side : 256 pixels ($16 \times 16 \mu\text{m}^2$)
 - other side : 64 pixels ($16 \times 64 \mu\text{m}^2$)
- ✳ MIMOSA-31: outer layer prototype
 - ↪ 48 col. of 64 pixels ($35 \times 35 \mu\text{m}^2$) ended with 4-bit ADC



Towards a Large Pitch

● Large pitch : Motivations

- ✳ elongated pixels allow faster read-out
- ✳ trackers (e.g. ILD-SIT) require $\sigma_{sp} \gtrsim 10 \mu m$
- ⇒ minimise number of pixels for the sake of power dissipation, integration time and data flow

● Large pitch : Limitations (besides spatial resolution)

- ✳ DANGER: increasing distance inbetween neighbouring diodes
- ⇒ particles traversing sensor "far" from sensing diodes may not be detected because of e^- recombination
- ✳ "fragile" detection efficiency, exposed to losses due to irradiation, high temperature operation & "slow" read-out


● Elongated pixels : Test results

- ✳ elongated pixels allow minimising the drawbacks of large pitch
- ✳ concept evaluated with MIMOSA-22AHR prototype, composed of a sub-array with $18.4 \times 73.6 \mu m^2$ pixels
- ✳ m.i.p. detection performances assessed at CERN-SPS ($T \sim 15^\circ C$)
 - $\epsilon_{det} \sim 99.8 \%$
 - $\sigma_{sp} \sim 5-6 \mu m$ (binary charge encoding)



● Square pixels : prototype back from foundry

- ✳ MIMOSA-29 being fabricated on high-res epitaxy
- ✳ pixels of $\leq 80 \times 80 \mu m^2$



Moving to 0.18 μm CMOS Technology

- Evolve towards feature size $\ll 0.35 \mu m$:


- ✧ μ circuits : smaller transistors, more Metal Layers, ...
- ✧ sensing : quadruple well, depleted sensitive volume, ...

- Benefits :

- ✧ higher μ circuit density \Rightarrow higher data reduction capability
- ✧ thinner gates, depletion \Rightarrow improved radiation tolerance (in particular ionising radiation)
- ✧ faster read-out \Rightarrow improved time resolution
- ✧ possibility of stitching \Rightarrow multireticule sensors

- Development plans :


- ✧ also motivated by ALICE-ITS/MFT, CMB-MVD, AIDA-SALAT, eRHIC-VD, ...
- ✧ step 1 : MIMOSA-32 \triangleright submission on 24.10.11
 - o exploratory sensor (various sensing systems, amplifiers, discri., ...)
- ✧ step 2 : MIMOSA-22THR & SUZE-02 \triangleright submission in Spring '12
 - o M22-THR : 128 col. of 512 pixels, ended with discri.
 - o SUZE-02: zero-suppression μ circuit
- ✧ step 3 : Full Scale Basic Block (FSBB) \triangleright submission in Spring '13
 - o $1 \times 1 \text{ cm}^2$ sensitive area ($\sim 20 \mu m$ pitch)
 - o combination of M22-THR & SUZE-02
 - o scalable to various applications (≥ 2014) $\triangleright \triangleright \triangleright$



Sensor Integration in Ultra Light Devices



● Double-sided ladders with time stamping :

- ✳️ manyfold bonus expected from 2-sided ladders: compactness, alignment, pointing accuracy (shallow angle), redundancy, etc.
- ✳️ studied by PLUME coll. (Oxford, Bristol, DESY, IPHC) & AIDA (EU)
 - ↳ Pixelated Ladder using Ultra-light Material Embedding
- ✳️ square pixels for single point resolution on beam side
- ✳️ elongated pixels for 4-5 times shorter r.o. time on other side
- ✳️ correlate hits generated by traversing particles
- ✳️ expected total material budget $\sim 0.3 \% X_0$
 - ↳ 1st proto. ($0.6 \% X_0$) fabricated & operational
 - ▷ beam tests at CERN-SPS (traversing m.i.p.) in Nov. '11



● Unsupported ladders (Hadron Physics 2 / FP-7)


- ✳️ $50 \mu m$ thin CMOS sensors embedded in thin kapton and cabled with redistributed connections \rightarrow suited to curved surfaces ?
- ✳️ expected total material budget $\lesssim 0.15 \% X_0$
- ✳️ 1st single sensor mechanical prototype fabricated
- ✳️ 1st 2-sensor electrical proto. expected before end of 2011



AIDA Project : Assessment of Stitching & 2-Sided Ladder


• Single Arm Large Area Telescope (SALAT):

- * 2048 × 3072 pixels ($\sim 20 \mu\text{m}$ pitch)
 - $\Rightarrow 4 \times 6 \text{ cm}^2$ sensitive area, $\sim 3.5 \mu\text{m}$ spatial resolution
- * requires combining several reticules (based on FSBB)
 - \Rightarrow stitching process \Rightarrow establish proof of principle
- * 2-sided read-out of 1024 rows in $\sim 200 \mu\text{s}$
 - \Rightarrow 3 planes of Large Area Telescope for AIDA project (EU-FP7)
- * windowing of $\lesssim 1 \times 6 \text{ cm}^2$ (collimated beam)
 - $\Rightarrow \sim 50 \mu\text{s}$ r.o. time
- * 50-100 μm pitch variants under consideration (trackers)



• Alignment Investigation Device (AID) :

- * box allowing to mount 3 pairs of ladders
 - arranged in 3 consecutive layers \equiv VTX sector
- * can be equipped with PLUME (2-sided) ladders
- * ladders are mounted on movable micrometric support
 - \Rightarrow investigate alignment with particles traversing overlapping regions of neighbouring ladders
- * allows developing clustering, tracking & vertexing algo. with particle beams



SUMMARY

- **Sensor architecture developed in $0.35 \mu m$ technology validated :**
 - ▷ complies with specs of σ_{sp} , thickness, rad. tol. (T_{room}), r.o. speed & P_{diss} of VTX
 - ▷ sensors getting implemented in various devices: STAR-PXL, NA-63, CMB-MVD, ALICE-ITS & MFT, ...
- **Translation $0.35 \mu m \rightarrow 0.18 \mu m$ CMOS under way :**
 - ▷ exploratory chip (MIMOSA-32) to be submitted for fabrication on 24.10.2011
 - ▷ mid-scale prototypes validating architecture in Summer 2012 ▷ DBD
 - ▷ Full Scale Basic Block (FSBB) expected to be validated in 2013
 - ▷ design flexible enough to be adaptable to various designs
- **Long range R&D : 3D sensors for SiD, ILC-1000, CLIC**
- **Ladders development makes progress :**
 - ※ 2-sided ladder 1st proto. ($0.6 \% X_0$) fabricated & operational ▷ beam tests (SPS) in Nov. 2011
 - ※ next 2-sided ladder (2012) expected to feature $< 0.4 \% X_0$
 - ※ 2-sided ladder added value will be assessed within AIDA-EU project
 - ※ unsupported ladder ($0.1 - 0.15 \% X_0$) concept progressing (1 mechanical proto. successful) ▷ adapted to curved surfaces ?
- **Numerous spin-offs foreseen \Rightarrow opportunities of combined efforts**