

Laboratoire LEPRINCE-RINGUET



École polytechnique - IN 2P3/CNRS



From today design ... to

Final and realistic design

Why a difference

• lessons from last 3 years that some technical challenges are just dreams of physicists and just not realistic for engineers/producers....

2 The cost estimation looks more than ever unfavourable (choose cheaper techno.)

3 read again "The 10 Commandments" for a real detector

- minimise the number of technology
- minimise the risk (moderate number of innovative technology)
- minimise the difficulty of assembling (simpler is better)
- OF COURSE, COST in part of the choice Etc....

and last but not least, <u>a full detector is not a prototype in larger size !!!!</u>

Remember that the manpower will not be there , when compare to previous detector construction (Upgrade LHC detectors and HEP physics in the poor parents now)
..... production and construction more comparable to space science

see next slide





Funding , manpower in the next 8 years

- > financial crisis
- > LHC upgrade

> HEP versus applied science \rightarrow Impact on manpower resource !!!!

Today manpower resource on ECAL is very modest

In any case, much smaller than the 1st prototype time While this proto. was based on classic technologies



For a "known" technology, it took 5 years to establish the feasibility and readiness of the mechanics of one "barrel" module of ECAL



we can't really be ready in 3-4 years with VERY INNOVATIVE solutions, where many years of R&D for feasibility study are needed

Readout system

Since we have not 10 years of R&D and Since there is not 50 people working on the subject....

➡ forget the DC coupling

By far, too much sensitive to noise and ground loops and leaks and ...

- forget the autotrigger (or constraint it by external clock/trigger) it is too much dependant on the level of noise in the detector !! (device behavior, environment condition, ...) <u>The system must be able to survive whatever the condition</u>
- VFE optimise running at ILC, but possibility to test in TB (<u>external trigger and memory pile adapted</u> i.e. 6 events in pile is by far too short)

VFE CHIP

Due to silicon wafer cost, it is MANDATORY to burn out the chip before use !!!

→ VFE MUST be packaged in thin but cheap techno. (possible 1 mm thick ?) ⊃ <u>ADAPT chip design to this requirements</u>

 \rightarrow connection Bump bonded, ?? Different geometry (not a square) (1 ADC/ch. (or faster ADC for > 1 ch.) ??

Amkor Technology	Search
Home About Us Packaging Test Services Design Services Turnkey Services Customer Center Contact Us Investors Request In	formation
Packaging Packages privatival Al Packages Enabling Technologis Enabling Technologis Enabling Technologis Bandia Gener (Jb Free / Lead Tech Package Capabilies Substrate Technologis Request Mechanical Samples Group (Cu) Wite Bonding Pactary Certifications QPN (ME7) Package Design Coper (Cu) Wite Bonding Coper (Cu) Wite Bonding Pactary Certifications QPN (ME7) Package Design Coper (Cu) Wite Bonding Coper (Cu) Wite Bonding Compound properties Cote: Fortfolio Based on theoretical calculations - designs not complete for all option Comparison Coper (Cu) Additional Information Cont Information on the FCmBGA or Flip Chip BGA (FCBGA) packages, please contact an Ago Critication Englishing Coper (Cu) Additional Information Cont Information on the FCmBGA or Flip Chip BGA (FCBGA) packages, please contact an Ago Critication Feature Relating Vision Cortification Inpure Relating Vision Complexes and Relating Vision Complexes and Relating Coper (Cu) Additional Information Cont Information on the FCmBGA or Flip Chip BGA (FCBGA) packages, please contact an Ago Critication Feature Relating Vision Cortes Relating Vision Complexes and Relating Vision Compl	uper Filip Chip (SuperFC / FCBGA) placed by molded underfil (MUF). al estate use, by allowing closer ontrol for thin core <u>substrates</u> and the dis bizer sample for bare die . BGA (FCBGA). Advanced molding d the die size range for bare die . BGA (FCBGA). Advanced molding d the die size range for bare die . BGA (FCBGA). Advanced molding d the die size range for bare die . BGA (FCBGA). Advanced molding d the attached heat sink. Ind cap. This ensures the thinnest and the attached heat sink. The excellent thermal performance ir / i/i or formed i/i contgurations. are being valuated. s. All data on this data sheet is itor Regional Sales Office near you
particles these materials will allow FCMBGA packaging for ultra low k nodes.	
н	Interview Adduit la Reckaging Test Services Design Services Turnkey Services Customer Center Contract List Investors Request the Packaging Packaging Packaging The Packaging Packaging



PCB It is <u>MANDATORY to use "STANDARD</u>" producers in "<u>Classical</u>" techno

> \rightarrow thickness 0.8 mm in our dream 1.2 mm today (with difficulty)

<u>1.5 or more for final design ?</u>



20 layers

The uncertainty on the silicon cost, lead to the possibility that 15-20 layers could be the maximum number of layers affordable by HEP community....

➡ It reduce the cost by the silicon surface, but not only

i.e. the tungsten is cheaper when thicker

For the DBD, the assembling scheme must be given !!!!

The assembling time, the organisation, the manpower in m/y, etc...

Exemple :

a simple flex kapton running all along the alveoli is better than DIF board

- i.e. any electronic (DIF) in the 4 cm gap is challenging, costing and it is not simple to unplug
- Displace the concentrator on the back of the module (larger surface available)



Design & picture: Marc Anduze

CONCLUSION

It is time to go down

& go back to

Technically and costly realistic choices

CONCLUSION

It is time to go down

& go back to

Technically and costly realistic choices

What is true for si-w ecal