



Status of the AHCAL engineering prototype - Summary

Mark Terwort

CALICE collaboration meeting

Matsumoto, March 6th, 2012

The engineering AHCAL prototype



Development of **scalable LC detector** based on successful experience with physics prototype



Octagonal shape, 16 equivalent wedges, segmented in two along z

PCB with 4 ASICs, 144 scintillator tiles, SiPM readout

Challenges:

- No spacer between layers
- Minimize dead material between wedges
- Minimize gap between barrel and endcap
 - → Integrated readout electronics

Scintillating tiles



- Signal sampled by scintillating tiles
 → 3x3x0.3cm³, 2592 tiles per layer
- 450 tiles from ITEP tested
 - Gain: 500k 2000k
 - Light Yield = 15 ± 2
- Sample of 150 tiles in Heidelberg for characterisation of temperature dependence
- New batch of 470 tiles arrived at DESY last Thursday
 - → Equipment of several new HBUs

→ Important step to multi-HBUsetup now possible!





Scintillating tiles



- 70 tiles mounted below new HBU2
 - \rightarrow Larger tests of calibration system and SiPM gain in HBU2 environment
 - \rightarrow Test of **light yield** in DESY test beam



Scintillating tiles





Tiles from last week

- Bias voltage of latest sample of SiPMs increased to ~47 V, compared to ~37 V of the last sample
- Gain increased significantly
- Noise frequency looks ok, have to wait for single-pixel-spectra







Reflector foils



- New reflector foils realized (laser cutting), 4x top and bottom types
- Both types look promising:
 - \rightarrow Quality
 - \rightarrow Fit to HBU2





LED calibration system

GND

23





R2

R1

GND

Wuppertal solution:

- Light directly coupled into tile by 1 integrated LED per channel
- Light output equalization via C1 C3 (default: 150pF, plus: 22pF, 82pF)
 - New design implemented in HBU2 and is currently tested extensively

Prague solution:

- Light coupled into tile by notched fiber
- Mechanical integration difficult

 \rightarrow First tests performed in DESY lab with new electronics and new tiles

Embedded LED calibration system

LED light output equalization:

- ◆ 4 bias capacitor combinations tested:
 → 150pF, 172pF, 252pF and 254pF
- Measured V_{CALIB} where light output starts
 - \rightarrow Improvement of LED uniformity possible!

SiPM saturation:

- Can the integrated LED system be used for SiPM saturation monitoring?
 - \rightarrow Tests with new DESY electronics prove capability!





The readout chip - SPIROC2b



Specific chip for SiPM readout:

 Input DAC for channel-wise bias adjustment (36 channels)

Designed for ILC operation:

- Power pulsing $\rightarrow 25\mu$ W/ch
- Dual-gain setup per channel
 - \rightarrow high gain/low gain ~ 10
 - \rightarrow 25fF 1575fF per channel
 - (has been used in DESY test beam)
- Auto-trigger mode
 - \rightarrow channel-wise adjustable threshold
- Time stamp (12-bit TDC)
- Many aspects have already been tested and discussed and all (?) issues will be fixed in SPIROC2c

 \rightarrow Still, most probably we will use $\ensuremath{\textbf{SPIROC2b}}$ for next test beam



Channel-wise trigger threshold





ADC



Channel-gain equalization

DESY

Where to set online thresholds?

→ New tiles have SiPM gains between 500k and 2000k, with very uniform light yield around 15 pixels/MIP!

 \rightarrow Channel-wise threshold tuning?

- Channel-gain equalization with preamplifier feedback capacitors possible
 - \rightarrow Capacity range 25-1575fF in 25fF steps
- Normalize to e.g. 100fF measurement



→ Factor 4 gain spread can be compensated with SPIROC2b!
 → Gain spread ~5% after equalization!

DESY

Online threshold setting:

- Is channel-wise threshold setting necessary?
 - \rightarrow Measure pedestal distribution and cut at 10⁻³ ratio
 - \rightarrow After channel-gain equalization very narrow threshold distribution!



New HCAL Base Unit (HBU2)



4 new HBUs in DESY lab

 \rightarrow 70 channels equipped with scintillator tiles, LEDs, SiPM readout, 4 ASICs

- ◆ 1 HBU2 connected to DAQ modules for first tests
 → so far fully functioning!
- 1 HBU2 in DESY test beam
- We ordered 6 new HBU2s for full slab test:
 - \rightarrow Quality of electrical signals
 - → Mechanics, temperature

 $\rightarrow DAQ$

Build small stack with ~10 layers, 1 HBU each?



New HCAL Base Unit (HBU2)



- 4 **new HBUs** in DESY lab
 - \rightarrow 70 channels equipped with scintillator tiles, LEDs, SiPM readout, 4 ASICs
- 1 HBU2 connected to DAQ modules for first tests
 - \rightarrow so far fully functioning!
- 1 HBU2 in DESY test beam
- We ordered 6 new HBU2s for full slab test:
 - \rightarrow Quality of electrical signals
 - \rightarrow Mechanics, temperature

 \rightarrow DAQ

Build small stack with ~10 layers, 1 HBU each?



New HCAL Base Unit (HBU2)



- 4 **new HBUs** in DESY lab
 - \rightarrow 70 channels equipped with scintillator tiles, LEDs, SiPM readout, 4 ASICs
- 1 HBU2 connected to DAQ modules for first tests
 - \rightarrow so far fully functioning!
- 1 HBU2 in DESY test beam
- We ordered 6 new HBU2s for full slab test:
 - \rightarrow Quality of electrical signals
 - \rightarrow Mechanics, temperature
 - $\rightarrow \mathsf{DAQ}$

Build small stack with ~10 layers, 1 HBU each?



- Mechanics is in place since long time
 - \rightarrow Use it to perform temperature tests
 - \rightarrow Use it for small stack
 - \rightarrow Cassettes are being built by Karsten

New mechanics and boards





- Preparations for test beam with 4-HBU-layer started
 - \rightarrow Cassettes in production
 - \rightarrow **Side-Interface-Board** in development
 - \rightarrow **Extender board** in development
 - → **DIF redesign** ongoing



Mechanical support structures



- New mechanical support structure ready
 - → 4 sets have been build
- Allows stitching of up to 6 HBUs to a full slab



Test beam – First MIP results



HBU2 in DESY test beam

- Test functionality in test beam environment
- Measure MIPs with 2 GeV electron beam

\rightarrow ~15 pixels per MIP

 Test channel-wise gain and autotrigger adjustment and **optimize MIP efficiency**





19/21

Test beam – First MIP results



HBU2 in DESY test beam

- Test functionality in test beam environment
- Measure MIPs with 2 GeV electron beam

\rightarrow ~15 pixels per MIP

 Test channel-wise gain and autotrigger adjustment and **optimize MIP efficiency**





Summary and outlook





Status:

- HBU2 plus SPIROC2b in action and working fine!
- Understanding of SPIROC2b improving
- First tests of new calibration system promising
- New tiles at DESY, plenty of tests ongoing
- HBU2 tested successfully in DESY test beam
- DAQ development ongoing to build multi-HBU setups
- Preparations for simulations have started

Plans:

- Full slab test (4 or more HBUs)
- Maybe small stack (~10 layers) in the future?
- Large layer in hadron test beam in late fall
 - → Measure shower time development!

Data acquisition





SPIROC2b – Time measurements





- T3B measured radial development of shower in time in one row of last layer
 - \rightarrow Repeat measurement with full layer or even multiple layers
- SPIROC2b measures time in auto-trigger mode relative to bunch clock
 - \rightarrow 2 ramps to reduce deadtime due to ramp reset
 - \rightarrow ILC mode = 200ns ramp, testbeam mode = 5µs ramp (less dead time)
 - \rightarrow Investigate time resolution to optimize ramp slopes (and lengths)

SPIROC2b – TDC (ILC mode)





- First tests of TDC ramps in SPIROC2b show promising results
- Resolution in ILC mode: ~250-350ps (dominated by linearity)
- The 2 ramps have different slopes/heights in ILC mode
- A few aspects will change in SPIROC3, but we have to use SPIROC2b!

SPIROC2b – TDC (ILC mode)



- No correlations visible between ADC and TDC measurements
- Resolution in ILC mode limited by linearity (~1ns)
 - → Linear fit reveals clear structure
 - \rightarrow Fit of 2 linear functions improves resolution (~300ps)
 - \rightarrow What is the most reasonable measurement/fit strategy?

SPIROC2b – TDC (testbeam mode)



- Multiplexer deadtime very small in testbeam mode (longer ramp)
- Resolution in testbeam mode: ~3ns
- Very small differences for the two ramps in testbeam mode
- Resolution of ~1ns possible by optimizing ramp slopes (and dynamic range)
 - \rightarrow Tests with 1.25 μs ramp promising

SPIROC2b





Power Pulsing



How to switch on the different SPIROC2b parts?

- Test efficiency of signal collection as function of time before first trigger
 - \rightarrow 250µs required for 95% efficiency
 - \rightarrow Has to be improved! SPIROC2c?

1ms bunch

1µs

D conv

Itrain

pwr_a

pwr_adc

pwr_d

pwr dac

pwr_sca



Autotrigger performance



- Autotrigger: mode of ILC operation
- Compare fast shaped signal with predefined (10 bit) DAC threshold
- Set threshold to minimize noise hits and maximize MIP efficiency





30/21

Autogain performance - Linearity

- Autogain: automatically switch between high gain and low gain mode
- Compare signal with predefined (10 bit) DAC threshold
- Good linearity, but still slightly depends on:
 - Amplitude

output ADC, channels

Distance to threshold



%





Autogain performance - Thresholds



 $\mathbf{v} = \mathbf{a}^*(\mathbf{x}) + \mathbf{b}$

a = -(22.37 + 0.33)b = 533.89 + 3.16



- Compare signal with predefined (10 bit) DAC threshold
- Similar performance as for autotrigger



DAC Thr Value

400

ASICNr = 0, Channel = 33

AHCAL layer – cross section





DIF	Detector Interface Board
CALIB	Steering for LED calibration
CIB	Central Interface Board
HBU	Front-end board