



GdSP ASIC Development status

Eric Delagnes slides mainly from P.Aspell (CERN) & F. Guilloux (Saclay)

Tuesday, March 27, 2012





SALTRO16



Designed in 2009-2010 Beautiful success. First chip integrating low noise FE,ADC & DSP

Technology : IBM 130nm CMOS

RECEIPTION CONTRACTOR OF THE PARTY OF THE PA	i Delmissimietti 🛛		200 1
SECHARDER AL DISACASES OF THE STATE	i Pterleuterlin)		
AN INCOMENTAL INCOMENTAL INCOMENTS IN THE REAL PROPERTY OF A DESCRIPTION OF A DESCRIPTION OF A DESCRIPTION OF A			
	A C 10 C 10 C 10 C 10 C		
			() (C) (C) (C) (C) (C) (C) (C) (C) (C) (
Saturbistical Englished in the state			
			[[]]
			(internet) = 1
TATA SIGATA KATATAN TATA TATA DI MANA	S STATESTAL		655 -
			(General 21
			- 223
			-453 😐
	A REAL PROPERTY AND ADDRESS OF TAXABLE PROPERTY.		お 二 二 二 二 二 二 二 二 二 二 二 二 二 二 二 二 二 二 二
SACARDISADA DASACASACA DI 11.121.220 Sacardisada dasacasaca di 11.121.200			
			(1997)
			223 H
			223 - 1
Catalonsatat Bistatatata († 1) († 1) Secultatatat Bistatatata († 1) († 1) († 1)			
			-
ARIMATARIA MERENDER DI I A A A A A A A			200
		3 <u>2 2</u> 2 2 2	
RATASSICALA REPORTS IN THE CONTRACT OF THE CONTRACT.		Contraction of the local division of the loc	
SALANDINGIAL BUSKINSKIN BULLEN AL		Control and	
			10000 -
		2872 HILL	22 J
		THURSDAY .	1 . 12 .

LCTPC electronics eric.delagnes@cea.fr

27/03/2012





SALTRO16: Power consumption



LCTPC electronics eric.delagnes@cea.fr





From SALTRO16 to GdSP

.. or Go Digital as Soon as Possible

- Larger number of channels (16 => 64): more compact
- Lower power consumption:
 - ► ADC,
 - Front-end.
- Larger versatility, programability (gain, shaping, range of Cin).
- Optimization of DSP.
- New readout.
- But large design effort required (~10 man.y) and (S)ALTRO team is no more available:
 - \Rightarrow Common design for CMS muon upgrade and for LCTPC.
 - \Rightarrow International design team led by P.Aspell (CERN).





ADC technology Trends

FOM ~ P / (2^{ENOB}. 2BW)



A 550uW 10b 40MS/s SAR ADC with Multistep Addition-only Digital Error Correction, *Sang-Hyun Cho et al.* CICC 2010 (FOM = 42fJ/conversion) designed in 0.13um CMOS





GdSP ASIC

- Join effort to have one ASIC for 2 projects. Or at least large common parts.
 - LCTPC (AIDA)

→ specifications derived from SALTRO16

- (slower, low cap)
- Muon CMS upgrade :
 - First option :VFAT3 ASIC = PSD chip
 - Second option : GdSPASIC
 - VFAT3 & GdSP share half of their blocks (i.e. Front End, SRAM ...)

➔ Specifications derived from previousVFAT2

(faster, high cap)



VFAT3



- The technology issue:
 - Long term project (> 2014-2015)
 - Uncertainties on the future of IBM 130nm ?
 - Cern is moving to TSMC technology for 65nm technology.
 - Development ~ frozen during few months (simulations only):
 - decision now taken to go on with IBM 130nm.

GdSP





Microelectronics design



27/03/2012





Schedule for GdSP electronics

FE ASIC







E-Link + GBT =>LHC upgrade readout



The GBT is currently foreseen for many LHC upgrades : CMS tracker, HCAL, Atlas tracker, LHCb (all upgrades)

Generic projects in CERN for :

DC/DC Powering GBT Versatile Link GLIB - Giga-Bit Link Interface Board





General RO architecture (SLHC type)







DSP part : what is required for CMS



DSP part required for LCTPC still to be defined. Larger memory, minimum treatment ?





Multiple domains Power Pulsing strategy







GdSP ASIC

Focus on front end







GdSP Front End specifications

• Technology :

CMOS I 30nm ; Power supply I.2V

	Parameter	VFAT2	SALTRO	VFAT3 / GdSP
	Polarity	dual	dual	dual
aul Aspell	Shaper peaking times (ns)	22	Programmable : 30, 60, 90, 120	Programmable : 25, 50, 100, 200, 400 ?, 600 ?
From P	Gain (mV/fC)	60	Programmable : 12, 15, 19 & 27	Programmable: Values TBD

Shaping times :

- ▶ 25 ns → Silicon Strip Detector (demanding for power)
- ▶ 100 ns → Gazeous Detector (optimum from our knowledge)
- ▶ 500 ns → Micromegas Detector with resistive layer (may be not necessary now)
- Is it possible to reduce the set of shaping times by applying latter a digital filter to obtain longer shaping (yes according M. Dixit talk) ?
- (Shaper + Gain) programmable through slow control





GdSP Front End specifications

	Parameter	VFAT2 (IBM 0.25)	SALTRO (IBM 0.13)	VFAT3 / GdSP (IBM 0.13)
lle	Linear range	+- 12fC	I 50fC	100fC,TBD
From Paul Aspe	Input capacitance (pF)	20	0-20	15 - 20 - 30 - 60
	Noise	~500e + 40-60e/pF @ 25ns	See previous talk	< SAltro /VFAT

Starting from data measured on ABCN (130nm design by Jan Kaplon for ATLAS SCT): * 800 e- @ 5pF, tp=22ns, 100µW

* assuming serie noise only

=> we can hope 530 e- @10pF, tp= 100ns, 200µW

=> Ultra Low power low noise design seems feasible

Parameter	VFAT2	SALTRO	VFAT3 / GdSP	This FE study
Power (mW/channel)	I.5 (IBM 250nm) (incl. comparator)	8	<<	< 0.24 (CSA only)





GdSP Front End:preamp pre-study

- Real pre-amp, real biasing, real shaper (still to be optimized).
- Preamp in CSA configuration (transimpedance should be optimized for a single Cin)
- Global Architecture not frozen yet
 - Two types of low frequency feedback + PZ cancellation schemes tested:
 - Current conveyor
 - MOS transistors







GdSP Preamp prelimiary study

CSA Structure: several architectures studied:

- Low gain from intrinsic transistor parameters
 - ► (1) Simple common source : G ~ 30dB
 - ▶ (2) Common source + cascode for the input : G ~ 39dB
 - (3) Common source + cascode for the input + cascode for the load : G ~ 47dB
 - (4) Common source + regulated cascode for the input + cascode for the load : G ~ 73dB
 - (5) Common source + regulated cascode for the input + regulated cascode for the load : G ~ 86dB
 (5) → As in Jan Kaplon design
- Chosen architecture : regulated folded cascode
 - Flexible architecture
 - Input transistor : weak inversion

=> At first order ENC proportional to I^{-1/2}

• Gain – bandwidth – noise – power consumption tradeoff.



The CSA power consumption





GdSP Preliminay Front End study

- Real pre-amp, real shaper, real biasing
 - ▶ Cd = 30pF
 - Cf = 200fF ; Rf ~50MΩ
 - $T_{\rm P} = 100 \rm ns$
 - lin = 70μA => 90 μW

- ▶ Cd = 30pF
- Cf = 200fF ; Rf ~50MΩ
- ► T_P = 25ns
 - lin = 200µA => 240µW







GdSP Preamp study ("Real" pre-amp, ideal shaper.)





20



GdSP : preliminary simul of the preamp

Simulation of pre-amp, ideal shaper (tp=100ns).







Question Marks about the ADC

- ADC frequency: power consumption scales as f: is 40 MSPS useful for LCTPC ?
- Nb of bits of the ADC: direct impact on
 - * power consumption (2^N)
 - * physical channel pitch => chip size => system integration
 - * size of the memories
 - Provocative question: are 10 bits really necessary ?



LCTPC electronics eric.delagnes@cea.fr



Conclusions & near future



- → A GDSP design common for CMS and LCTPC is seriously considered.
- Some blocks are already being studied, other not.
- A low noise front-end part seems to be designed for a power significantly lower than in PASA/SALTRO.
- First real design meeting: 15-18th may @ CERN.
- For this date: need to define specifications (TPC oriented, which will be merged with those from CMS) at least for the front-end :

Specifications (TPC mode)	My proposal
Peaking time after shaping	50ns, 100ns, 200ns
Range(s)	100fC, 200fC
Linearity	5%
Range for input capcitances	2 - 30 pF
Xtalk	<2 %

Suggestions for specs are welcome: send me an email (eric.delagnes@cea.fr)









GBT +elink





http://cern.ch/proj-gbt

Enables bi-directional optical communication between multiple FE chips and the counting room.

Max. number of FE chips / GBT	Bandwidth available per FE chip
10	320
20	160
40	80



LCTPC electronics eric.delagnes@cea.fr





GdSP ASIC

- Readout circuit for TPC
- Architecture based on SALTRO I 6 ASIC
 - Pre-amp / Shaper front end
 - Analogue to Digital Converter
 - Digital Signal Processing
 - Static Random Access Memory
 - New interface : GBT E-link
 developed by CERN



Design optimization

- Keep main specifications of SALTRO16 + extend capability on fast signal (cf. next slides)
- Low power consumption driven design !