

Sensor and readout R&D for the CLIC vertex detector

AWLC14
May 15th, 2014

Dominik Dannheim (CERN-LCD)
on behalf of the
CLIC detector and physics collaboration



Outline




- Reminder: CLIC vertex-detector requirements
- CLICpix
- Thin-sensors in test beams
- HV-CMOS with capacitive coupling
- TSV
- Summary / Conclusions

Backgrounds in inner tracking region



CLIC_ILD incoherent pairs + $\gamma\gamma \rightarrow$ hadrons: silicon hits, no safety factors



- Train occupancies **up to 3%** in vertex region (including clustering and safety factors)
- moderate radiation exposure, **$\sim 10^4$ below LHC**


Region	Readout granularity	Max. occup.	NIEL [$n_{eq}/cm^2/y$]	TID [Rad/y]
VXB	20 μ m x 20 μ m	1.9 %	4×10^{10}	20k
VXE	20 μ m x 20 μ m	2.8 %	5×10^{10}	18k
FTD pixels	20 μ m x 20 μ m	0.6%	2.5×10^{10}	5k
FTD strips	10 cm x 50 μ m	290 %	1×10^{10}	700
SIT	9 cm x 50 μ m	170 %	2×10^9	200

Vertex-detector requirements

- Efficient **tagging of heavy quarks** through precise determination of displaced vertices:

$$\sigma(d_0) = \sqrt{a^2 + b^2 \cdot \text{GeV}^2 / (p^2 \sin^3 \theta)}$$


$a \sim 5 \mu\text{m}, b \sim 15 \mu\text{m}$



- **good single point resolution**: $\sigma_{\text{SP}} \sim 3 \mu\text{m}$
 - small pixels $\sim 25 \times 25 \mu\text{m}^2$, analog readout
- **low material budget**: $X \lesssim 0.2\% X_0 / \text{layer}$
 - corresponds to $\sim 200 \mu\text{m}$ Si, including supports, cables, cooling
 - low-power ASICs ($\sim 50 \text{ mW/cm}^2$), power pulsing, air-flow cooling

- Time slicing** with $\sim 10 \text{ ns}$ accuracy, to suppress beam-induced backgrounds
 - High-resistivity sensors, fast readout
 - Hybrid concept (like for LHC detectors):
 - ultra-thin sensors
 - + high-performance r/o ASICs


- Trigger-less readout** during 20 ms gaps between trains




Vertex-detector concepts

- systematic optimization of geometries:
 - background occupancies
 - detector performance
- large coverage: $\theta > 7^\circ$ ($|\eta| < 2.8$)
- 3 double layers or 5 single layers
- $\sim 1 \text{ m}^2$ area, $\sim 2\text{G}$ pixels
- $R_i \sim 30 \text{ mm}$
- beam pipes with conical sections


CLIC_ILD vertex region



Vertex-detector material budget



Impact-parameter resolution



Medipix/Timepix hybrid r/o chip family



Chip	Year	CMOS Process	Pitch [μm^2]	Pixel operation modes	r/o mode	Main applications
Timepix	2006	250 nm	55x55	\int TOT or ToA or γ counting	Sequential (full frame)	HEP (TPC)
Medipix3RX	2012	130 nm	55x55	γ counting	Sequential (full frame)	Medical
CLICpix demonstrator	2013	65 nm	25x25	TOT + ToA	Sequential (data comp.)	Test chip with 64x64 pixel matrix
Timepix3	2013	130 nm	55x55	TOT + ToA, γ counting + \int TOT	Data driven	HEP, Medical
Velopix	2015	130 nm	55x55	TOT + ToA, γ counting + \int TOT	Data driven	LHCb (10x Timepix3 rate)
Smallpix/Timepix4	2016	65 nm (t.b.c.)	\sim 35x35	TOT + ToA, γ counting + \int TOT	Data driven	HEP, Medical
CLICpix	tbd	65 nm	25x25	TOT + ToA	Sequential (data comp.)	CLIC vertex detector

TOT: Time-Over-Threshold
 → Energy



ToA: Time-of-Arrival
 → Time stamping

- Taking advantage of smaller feature sizes:
 - Increased functionality and/or
 - Reduced pixel size
 - Improved noise performance

Hybrid r/o technology: CLICPix




- **65 nm CMOS hybrid r/o chip**, targeted to CLIC vertex detectors
- based on **Timepix/Medipix** chip family, synergy with HL-LHC pixel r/o projects (**RD53** collaboration on 65 nm r/o)
- **demonstrator chip** produced with fully functional 64 x 64 pixel matrix
- **25 μm** pixel pitch
- simultaneous **4-bit time (TOA)** and **energy (TOT)** measurement per pixel
- front-end **time slicing < 10 ns**
- selectable **compression** logic: pixel, cluster + column-based
- full chip r/o in less than 800 μs (at 10% occup., 320 MHz r/o clock)
- **power pulsing scheme**
- $P_{\text{avg}} < 50 \text{ mW/cm}^2$
- **r/o tests on prototypes:**
 - chip fully functional
 - measurements confirm simulations



S. Kulis, P. Valerio


CLICpix: baseline equalization



Calibrated spread across the whole matrix is 0.89 mV RMS ($\sim 22 e^-$)
For comparison: MIP signal in 50 μm silicon $\sim 3700 e^-$


S. Kulis, P. Valerio

TOT Gain Distribution



- Uniform gain across the matrix
- Gain variation $\sim 4.2\%$ r.m.s. (for nominal feedback current)

Equivalent Noise Charge



- Uniform ENC across the matrix
- Mean ENC: $55 e^-$, SD: $5.7 e^-$ (without sensor)

CLICpix: summary



Parameter	Unit	Simulation	Measurement
Rise time	[ns]	50	-
TOA accuracy	[ns]	<10	<10
Gain	[mV/ke ⁻]	44	40 *
Dynamic range	[ke ⁻]	44 (configurable)	40 * (configur.)
Integr. nonlinearity (TOT)	[LSB]	<0.5	<0.5
ENC (w/o sensor)	[e ⁻]	~60	~55 *
DC spread σ (uncalibrated)	[e ⁻]	160	128 *
DC spread σ (calibrated)	[e ⁻]	24	22 *
Power consumption	[μ W/pixel]	6.5	7

* results obtained with electrical test pulses

S. Kulis, P. Valerio


- good agreement between simulations and measurements
- power pulsing works according to specifications
(~100x reduction of average power)
- programmable power on/off times, front-end wake up within ~15 μ s
- Radiation test: chip functional up to ~250 MRad

First ideas for new version of CLICpix:


- larger pixel matrix (**256x256**)
- analog front-end re-design:
sharing between adjacent pixels, to save space
→ allows for increased counter depth:
 - **5 bit TOA** (instead of 4)
 - **7 bit TOT** (instead of 4)
- share TOA between adjacent pixels
(to be discussed)
→ would make space for **10 bit TOT**
- on-board **LDO**
- **PLL**, **band-gap** blocks (RD53)
- features for **daisy-chain**
- bug fixes

- Launched **sensor production**
for 256 x 256 CLICpix
(in anticipation of new chip version)

CLICpix sensor 64x64



CLICpix sensor 256x256




Thin-sensors

Micron + IZM and VTT/Advacam


Timepix planar sensor assemblies (55 μm pitch)

- Test feasibility of **ultra-thin sensors** and assemblies
- Assemblies delivered: **50-300 μm** sensor thickness, **100-750 μm** ASIC thickness
- sensors matching **25 μm^2** CLICpix footprint \rightarrow 2014
- thinnest assembly: **100 μm** sensor on **100 μm** ASIC
- ultimate goal: **50 μm** sensors on **50 μm** ASICs

Micron/IZM assembly: 100 μm sensor on 100 μm Timepix ASIC




Micron sensor wafer 200 μm





May 15, 2014

50 μm dummy wafer






CLIC VTX sensor and r/o R&D

Advacam assembly with 50 μm sensor



12


Test beam setup at DESY



Thin-sensor assemblies in test beam



Threshold scan Advacam 50 μm active edge




Measurements in DESY II 5.5 GeV e^- beam

Assemblies with Advacam p-in-n sensors:


- 50 μm thick, 55 μm pitch
- 20 μm or 50 μm active edges
- Overall Efficiency > 99% (no fiducial cuts)
- Efficiency extends beyond last pixel row
- 80% of all tracks result in 1-hit clusters

M. Benoit, S. Redford, et al.

Edge efficiency Advacam 20 μm active edge



Advacam 50 μm active edge



Charge sharing: track position inside pixels




Thickness: 50 μm

100 μm

150 μm

200 μm

500 μm




Cluster size 1

Cluster size 2

Cluster size 3


Cluster size 4

Cluster size: dependence on thickness



- more multi-hit clusters for thicker sensors
- can use results to extrapolate to final CLIC sensors (25 μm pitch, 50 μm thickness)

Charge sharing: η correction




- Non linear charge sharing between pixels, parameterized by η function:

$$\eta(x) = Q_{cluster} \times \frac{\text{erf}(\frac{x}{\sigma}) + 1}{2} \quad \text{if } x < \text{pitch}X/2$$


$$\eta(x) = Q_{cluster} \times \frac{\text{erf}(\frac{\text{pitch}X - x}{\sigma}) + 1}{2} \quad \text{if } x > \text{pitch}X/2$$

- Single parameter σ describing diffusion of charge cloud in electric field
- Obtain σ from minimization of position resolution

Linear interpolation



η correction




Resolution with eta correction



- Resolution for Advacam assembly (50 μm thick sensor, 20 μm active edge)
- Comparison linear interpolation / η correction for 2-hit clusters (17% of all tracks):
 - $\sigma_{\text{SP}} \sim 9 \mu\text{m}$ for linear interpolation
 - $\sigma_{\text{SP}} \sim 3 \mu\text{m}$ with η correction
- Note: selection bias of 2-hit clusters not unfolded


Linear interpolation

Unbiased residual Y, cluster size = 2, sizeX = 1 and sizeY = 2



η correction

Unbiased residual Y, cluster size = 2, sizeX = 1 and sizeY = 2




M. Benoit et al.

Timepix calibration

- Calibration of non-linear Timepix energy response with radioactive sources + fluorescence
- Parameterization with 4 parameters **per pixel**
- Improves accuracy of position determination with charge-weighting methods

Experimental TOT(E) for one pixel (« Surrogate function »)




Calibration applied to test-beam data




A06_W0110 50um thick

L04_W0125 100um thick


No calibration




No calibration



Global calibration



Global calibration




- apply global per-sensor calibration to TOT cluster-energy measurement in test-beam data
- as expected: improved agreement of energy measured for different cluster sizes
- remaining shift of peaks due to sub-threshold charge lost in neighboring pixels

S. Redford


Geant4 simulation

- **ALLPix** general purpose pixel detector simulation and digitisation framework
 - fully customizable **geometry**
 - used for **simulation** of test-beam and lab measurements (work in progress)
 - used as digitizer **test bench** for ATLAS and CLICdp
 - **extrapolation** of test-beam results to small-pitch pixels
 - interface to **r/o simulation** (SystemVerilog) under development
 - generate cluster topologies for benchmarking of readout ASIC architectures (RD53 project)




M. Benoit, S. Arfaoui, N.A. Tehrani et al.


Hybrid assembly with bump bonds



May 15, 2014



CLIC VTX sensor and r/o R&D




21

Integrated / hybrid technology: HV-CMOS



HV-CMOS MAPS:




- 180 nm High-Voltage CMOS process:
Vbias~100 V → depletion layer ~10-20 μm
- **integrated** sensors with fast signal collection
- baseline technology for Mu3e at PSI



Hybrid option:

Capacitive Coupled Pixel Detector (CCPD)

- HV-CMOS chip as integrated sensor+amplifier
- **capacitive coupling** from amplifier output to r/o chip through layer of glue → no bump bonding!
- test chip for ATLAS FEI4 and Timepix produced
- proof of principle measurements



Heidelberg, CERN, CPPM, Bonn, Geneva, Glasgow

May 15, 2014

CLIC VTX sensor and r/o R&D

22



HV-CMOS active sensor with capacitive coupling




HV-CMOS active sensor with capacitive coupling

- combined prototype for ATLAS (FEI4) and CLIC
- AMS H18 180 nm HV process
- CLICpix 64x64 matrix (25 μm pitch)
- first tests with ^{55}Fe source: chip functional, good S/N
- assemblies with CLICpix ASIC are in production: test feasibility of low-mass low-cost AC interconnect through layer of glue

CCPDV3



CLICpix pixel schematic with 2-stage amplifier



Through-Silicon Vias (TSV)


Through Silicon Via (TSV): vertical electrical connection passing through Si wafer

- eliminates need for wirebonds
- 4-side buttable chips
- increased reliability, reduced material budget

Example: **Medipix TSV project** (ALICE, CLIC, ACEOLE and AIDA) with **CEA-Leti** and **Advacam**


- 130 nm Medipix(RX) wafers, via-last process
- successful completion of first phase: demonstrate **feasibility**
- on-going second phase: demonstrate **good yield**
- **launched third phase**: TSV with Timepix3 **50 μm** thickness

CEA-Leti via-last process flow



- 60 μm TSV diameter
- wafers thinned to 120 μm
- 5 μm copper layer for TSV

First Medipix3 Image taken with TSV assembly (fish head):



Medipix Collaboration + CEA-Leti

Summary and Conclusions



- Challenging requirements for CLIC vertex detector
→ focus on hybrid pixel concepts
- CLICpix prototype functional, sensor procurement in progress
- Good performance of thin Timepix assemblies in test beams
- New HV-CMOS prototype CCPDV3, assemblies in production
- Progress with TSV assemblies

Thanks to everyone who provided material for this talk!


Additional material



CLIC detector concept




- low-mass **vertex detector** with $\sim 25 \times 25 \mu\text{m}^2$ pixels
- **silicon tracker**
- fine-grained **PFA calorimetry**, $1 + 7.5 \Lambda_i$
- **4-5 T solenoid**
- **return yoke** with muon ID
- complex **forward region** with final beam focussing





Pixel-detector technologies



	Monolithic	3D-integrated	Hybrid
Examples	FPCCD, MAPS, HV-CMOS	SOI, MIT-LL, Tezzaron, Ziptronix	Timepix3/CLICpix
Technology	Specialised HEP processes, r/o and sensors integrated	Customized niche industry processes, high density interconnects btw. tiers	Industry standard processes for readout; depleted high-res. planar or 3D sensors
Interconnect	Not needed	SLID, Micro bump bonding, Cu pillars	
granularity	down to 5 μm pixel size		$\sim 25 \mu\text{m}$ pixel size
Material budget	$\sim 50 \mu\text{m}$ total thickness achievable		$\sim 50 \mu\text{m}$ sensor + $\sim 50 \mu\text{m}$ r/o
Depletion layer	partial	partial or full	full \rightarrow large+fast signals
timing	Coarse (integrating sensor)	Coarse or fast, depending on implementation	Fast sparsified readout, $\sim \text{ns}$ time slicing possible
R&D examples	ILC, ALICE, RHIC	ILC, HL-LHC	CLIC, ATLAS-IBL, HL-LHC



Epitaxial substrate




LC pixel R&D examples




Project	Technology	Target experiments	Groups
Mimosa	fully integrated CMOS MAPS Tower Jazz 0.18 um	ALICE, CBM, BES-3, ILD@ILC	IPHC Strasbourg
Arachnid / Cherwell		generic vtx / tracking / calo, ALICE ITS	Bristol, Birmingham, Queen Mary, RAL, Daresbury
Chronopix	fully integrated CMOS MAPS IBM 90 nm	SiD@ILC	Oregon
FPCCD	integrated sensor , separate r/o, Hamamatsu CCDs	ILD@ILC	KEK, Tohoku
DEPFET	integrated sensor , separate readout, MPG-HLL DEPFET	Belle II, ILD@ILC	Bonn, MPI Munich, Barcelona, Santander, others
VIP2b / SDR / MAMBO4	3d integrated / SOI Tezzaron + STM 130 nm, MIT LL	generic technology tests, Super-Belle, SiD@ILC	FNAL, KEK, OKI, INFN, others
HV-CMOS CCPD	active sensor , 180 nm CMOS	HL-ATLAS, CLIC	Heidelberg, CERN, CPPM, Bonn, Geneva
CLICpix	hybrid r/o , 65 nm CMOS	CLIC, SiD@ILC	CERN

CLICpix pixel architecture





- The analog front-end **shapes** photocurrent pulses and compares them to a fixed (configurable) **threshold**
- **Selectable polarity** (positive / negative signals)
- Digital circuits simultaneously measure **Time-over-Threshold** and **Time-of-Arrival** of events and allow for **zero-compressed** readout

CLICpix analog frontend



CLICpix: time and energy measurement



energy measurement: Time Over Threshold (**TOT**)




time measurement: Time of Arrival (**TOA**)

shutter close

CLICpix: energy measurement





- Measure charge released in each pixel
→ Improve position resolution through interpolation
- Time-Over-Threshold (TOT) measurement (4-bit precision)
- Calibration measurement using external test pulser:



CLICpix: radiation qualification



- Moderate radiation-tolerance requirements at CLIC: <100 kRad TID
- However: building blocks can be re-used for RD53 (~ 1 GRad required)
- Results of radiation testing useful for gaining deeper understanding of the chip
→ performed radiation test up to 1 GRad (up to 150 kRad/minute) in calibrated X-ray setup




- No significant changes observed in sub-MRad range relevant for CLIC
- For >250 MRad: PMOS switches in current mirror fail
→ Break-down of analog power (note: band gap foreseen for final chip, instead of current mirror)
- digital components kept working normally


CCPDV3: first tests

- Measured signal at test output for 1st and 2nd amplification stage
- X-rays from ^{55}Fe source
- $V_{\text{bias}}=30\text{ V}$
- no baseline adjustment performed
- chip is functional, signal as expected


- Assemblies with CCPDV3 glued to CLICpix and corresponding test board are in production



After 1st stage: amplitude $\sim 200\text{mV}$ ($\sim 1200\text{ e}^-$)




After 2nd stage: amplitude $\sim 300\text{mV}$




Silicon simulations

- TCAD and MC simulations of charge propagation in silicon sensors
 - effect of sensor layout and material
 - effect of E and B fields (Lorentz angle)
 - comparison with lab and test-beam measurements
 - tuning of digitization models for full-detector simulation



Carrier drift in 50 μm thick p-in-n sensor:



M. Benoit, N.A. Tehrani

CLICpix power-pulsing + delivery requirements




Small duty cycle of CLIC machine allows for power reduction of readout electronics: turn off front end in gaps between bunch trains


Challenging requirements:

- Power budget **<50 mW/cm²** average (air-flow cooling limit)
- High peak current **> 40A/ladder**
- Different timing **analog/digital** electronics
- High magnetic field **4-5 T**
- Material budget **< 0.1% X₀** for services+supports
- Regulation **< 5% (60 mV)** for analog part

Vertex-detector power consumption



CLICpix powering states




C. Fuentes, X. Llopart, P. Valerio


CLICpix power-pulsing + delivery concept



power-delivery + power-pulsing design for low mass



Flex-Kapton + dummy-load setup:




- Power pulsing with local energy storage in Si capacitors and voltage regulation with Low-Dropout Regulators (LDO)
- FPGA-controlled current source provides small continuous current
- Low-mass Al-Kapton cables
- Prototypes for analog + digital powering of CLICpix ladder


CLICpix power-pulsing + delivery results



analog power




digital power



- Measurements on prototypes for digital and analog powering of ladders:
 - $I_{ladder} < 300\text{ mA}$; $P < 45\text{ mW/cm}^2$
 - Voltage stability:
 - $\Delta V \sim 16\text{ mV}$ (analog), $\sim 70\text{ mV}$ (digital)
 - $\sim 0.1\%$ X_0 material contribution, dominated by Si capacitors
 - Can be reduced to $\sim 0.04\%$ X_0 with evolving Si capacitor technology: $25\text{ }\mu\text{F/cm}^2 \rightarrow 100\text{ }\mu\text{F/cm}^2$

material budget

Flex cable LDO



$X/X_0 \sim 0.104\%$

C. Fuentes