

# Discussion on DAQ Command & Control

*Vincent Boudry*

École polytechnique



**LLR / Japan meeting  
16/04/2014**

# Needs for DAQ2

For SiW ECAL test and, immediate needs are

- Debug & Basic Monitoring (online)
  - Shape to be defined...
  - Some tools exists, ... ~extensive list here.
- Configuration tools
  - Several tools exists: to be extended for larger set-up

For Testbeam and AIDA & longer term (~fall ?)

- Integration in a common interface
  - For future would precognise EUDAQ.
  - Other tools already exist...

# Online Monitoring

Needs ~ 4 levels:

- Acquisition (R&D, GDCC validation)
  - ⇒ Stats from PC and cards (rates/counters), check of a reproducible signal [injection], step-by-step validation of connectivity
- SLAB fonctionnalité: transmission of signals, connection with ROC
  - + step-by-step validation of config loading,
  - + “basic” data analysis with ~ stable config (& tools to set-it).
- SLAB performances (cosmics, injection)
  - + complex data analysis, scripting
- TestBeams:
  - + long term monitoring of key parameters, logging, run keeping, ConditionDB

# Statistics tools

DAQ stat  $\Rightarrow$  in shared mem (ext. screen printing & in histograms)

- Statmod from Pyrame (push on subscription)
  - Calicoes/Pyrame counters
    - Number of lost packets at each level
  - nb of packet (total & /DIF)
    - data\_size / RO (total & / DIF)
      - » nb of ROC / RO (total & / DIF)
      - » nb ROC evts / RO (total & / DIF)
- Post-run stats (commands).  $\rightarrow$  on GUI (PhyGUI ... C++ work in progress...)
  - Card registers:
    - DIF counters (with enough length to avoid overflow)
    - GDCC registers
  - External counters (via Pyrame)



# Data Quality Existing

## Existing Online (RT)

- Fast monitoring by Frédéric (beam profile) in Python
  - Circular buffer (concept proof, in Root)
  - HitCam

## Existing Offline (after run)


- Skiroc\_stat (Python)
  - Raw2Root (by Thibault)
    - last TB : many histograms
      - Needs better “hierarchical” presentation.
        - » Example exists in SDHCAL code (Qt) to be adapted.
  - R analysis (by Vladik)
    - Complete analysis framework
- for online needs decoupling of decoding & hists
- data from Calicoes evt builder ⇒ subsampling socket
    - on request (random, on evt#)



# Debug & monitoring

Identification of errors, signalisation & actions:

- Existing: Failsafe version mode of configs
  - Timing in XML
- Review of error messages → log parser ? all to be evaluated
  - Check for message counts/ missing critical things...
    - Some examples:
      - » pylogparser <https://pypi.python.org/pypi/pylogparser/0.2> to be evaluated]
      - » Analog [<http://www.analog.cx/>]
      - » DejaVu (from memory) [<https://www.systems.ethz.ch/node/198>]
      - » or Complex Event Processing tool
- High Level Error msg:
  - in cmd\_det: Transitions errors
    - In PHYGUI



Complex Event Processing - Auteur : Patrick Gantet

# Configuration

Needs:

- GUI for individual chips
- Hierarchical setup of parameters
- Scripting
  - PyCalDag interface
    - Above CmdDet
  - Bindings Pyrame in C / C++ / Python / R / LabView
  - Reconfigure(param) in CmdDet
    - per chip, with regexp...
      - » on bitstream in memory

# Config Gui Existing tools

Vladik:

- Ruby & GtK GUI
  - ⇒ Python + Gnome GTK / Qt [SystemAgnostic ?]
- edition of outputs
- extended to 4 chips

Muriel:

- C++ & Root
  - Hierarchical structure foreseen

IPNL tools (SDHCAL):

- ORACLE DB ↔ XDAQ; + xml hierarchy
- Scripts for modification (scans) of xml files



# Muriel's GUI

C++ + Root

The screenshot shows the 'Ecal Tests - Proto' GUI. The 'LDA Config' tab is active, and the 'Select DIE(s):' field is highlighted with a red circle and contains the text 'slab3'. Below this field are buttons for 'Validate Selection' and 'LDA\_3'. The 'device type' is set to 'SKIROC2' and the 'DIF id' is '3'. The 'selected file' is 'ConfOnTheFly\_1.txt'. The 'file save as:' field is empty. There are buttons for 'Select New ConfigFile', 'Display Config', and 'Save Config'. A section for 'load temporary screen config' has a checkbox for 'save same data for all Asic' and buttons for 'conf for Asic 1' through 'conf for Asic 4', along with a 'Load SC' button. The main area contains a grid of checkboxes for channels 4-63, with the rightmost columns (60-63) checked. Below the grid is a '4 bit-DAC Channel Adjust' section with sliders for channels 0-55. The 'Chip Global Configuration' section includes 'Chip Ids' (0-7), 'Time constant' (90 ns), 'SCA Selection' (15-depth), 'SCA Bias' (high bias), 'Capacitor' (HG\_PA\_Fdck: 1,2 pF, HG\_PA\_Comp: 4 pF), 'Conversion' (Auto Gain, Flag TDC Ext, TDC On, Forced Gain, Forced Flag TDC, Bypass Latch GS), 'DAC0:Trigger' (D0), 'DAC1:Gain Select' (0), 'Trigger Delay' (82), 'Comp TDC Ramp', 'Comp ADC Ramp', 'TDC Ramp Slope' (1LC:200ns), and 'ADC Ramp Slope' (12 bits).

# Ruby + GnomeGTK (Vladik)

Edition of chip configuration files

Version with 4 Chips

The image displays two screenshots of the SKIROC configuration application. The left window, titled 'SKIROC configuration (balagura@llr.in2p3.fr)', shows the 'Version with 1 Chip' configuration. It features a grid of configuration parameters with dropdown menus and numeric input fields. The right window, also titled 'SKIROC configuration (balagura@llr.in2p3.fr)', shows the 'Version with 4 Chips' configuration, which includes additional parameters like 'GC : CompADCRamp', 'GC : CompTDCRamp', 'GC : Forced FlagTDC', 'GC : Forced Gain', 'GC : SCA bias (Widlar)', 'GC : TDC On', 'GC : TDC Ramp Slope', 'PP : ADC Discr', 'PP : ADC Ramp', and 'PP : Bandgap'. Both windows also show 'DA : 4-bit DAC Threshold Adjustment' and 'PA : PreAmp, In\_calib & I\_leakage' sections with 8x8 grids of values.

Version with 1 Chip

# Interface


## Scripts

(not so) poor's man:

- Emacs & Org
- Clickable interface

EUDAQ:

-



# Integration → AIDA


AIDA « specification » document delivered

- Crude specifications : ~rationale ⇒ real implementation to be precised
  - <http://cds.cern.ch/record/1666866?ln=en>
- Basis :
  - HW Sync by TLU ↔ CCC (2 versions)
  - SW Sync : High level by EUDAQ (control)
    - interface ↔ CALICOES
      - » DIF FW
    - Data written in // in LCIO files
      - » 1 event = 1 readout (spill, trigger, ...)


Technical discussion planned at AIDA 3<sup>rd</sup> annual meeting (next week in Vienna)

- practical implementation, test bench... ECAL+SiTra (EUDAQ)

# Integration of CALICE ECAL & EUDAQ (Small system, Software side)



# CALICE HCAL & EUDAQ (ex. large system, SW side)



# Integration in « AIDA-2 »

Contact persons: D. Cussans, M. Wing

- preparatory meeting in Vienna / Vidyo
- Toward ?? : To be discussed:
  - 1) A **central DAQ system** which would provide the interfaces ( hardware, software ) needed to detectors to work together **combined beam-test** during AIDA2. There would also need to be corresponding effort by the detector work-packages to interface their DAQ to a central DAQ.
  - 2) **Common DAQ components** it would be valuable for some groups to have a "label", even if there is very little funding, for development of general DAQ components and adapting them for Linear Collider purposes.

# CALICOES big picture

