

CPS Performances Expected from a 180 nm CIS Process for the ILD Vertex Detector

M. Winter (on behalf of the PICSEL group of IPHC-Strasbourg)

- ALPIDE chip : ALICE/CERN coll.

LCWS14, Beograd, 7 Octobre 2014

Outline

- *VXD concept addressed : 2-sided ladders with different CPS on L1, L2, L3-6*
- *Starting points : STAR-PXL & ALICE-ITS*
- *Extrapolated performances for VXD-L1 & -L2 (mainly)*
- *Summary & Conclusion*

Topics Addressed by the R&D

● VERTEX DETECTOR CONCEPT :




- * Cylindrical geometry based on 3 concentric 2-sided layers
- * Layers equipped with 3 different CMOS Pixel Sensors (CPS)

● PIXEL SENSOR DEVELOPMENT:

- * Exploit CPS potential & CMOS technology evolution
- * R&D performed in synergy with other applications
 ↪ EUDET-BT, STAR, ALICE, CBM, ...
- * CPS \equiv unique technology being simultaneously
 granular, thin, integrating full FEE, industrial & cheap
- * Address trade-off between spatial resolution & read-out speed

● DOUBLE-SIDED LADDER DEVELOPMENT:

- * Develop concept of 2-sided ladder using $50\ \mu m$ thin CPS
- * Develop concept of mini-vectors providing
 high spatial resolution & time stamping
- * Address the issue of high precision alignment
 & power cycling in high magnetic field



CMOS Pixel Sensors (CPS): A Long Term R&D

■ Initial objective: ILC, with staged performances

↳ CPS applied to other experiments with intermediate requirements

EUDET 2006/2010

Beam Telescope




ILC >2020

International Linear Collider



STAR 2013

Solenoidal Tracker at RHIC



ALICE 2018

A Large Ion Collider Experiment



EUDET (R&D for ILC, EU project)

STAR (Heavy Ion physics)

CBM (Heavy Ion physics)

ILC (Particle physics)

HadronPhysics2 (generic R&D, EU project)

AIDA (generic R&D, EU project)

FIRST (Hadron therapy)

ALICE/LHC (Heavy Ion physics)

EIC (Hadron physics)


CLIC (Particle physics)

BESIII (Particle physics)



...

CBM >2018

Compressed Baryonic Matter



State-of-the-Art : STAR-PXL



Validation of CPS for HEP (25/09/14 : DoE final approval, based on vertexing performance assessment)

Next Progress Driver : ALICE-ITS Upgrade

- Vx Det. (3 layers) + Tracker (4 layers, 10 m^2) : $5 \mu\text{m}$, $20\text{-}30 \mu\text{s}$, 700 kRad & $10^{13} n_{eq}/\text{cm}^2$ at 30°C

- 3 alternative & complementary sensors being developped (CERN main partner):

- Conservative: **MISTRAL** (end-of-col. discri.)

↪ $\gtrsim 30 \mu\text{s}$, $< 200 \text{ mW}/\text{cm}^2$

- Fast option: **ASTRAL** (in-pixel discri.)

↪ $\gtrsim 15 \mu\text{s}$, $85 \text{ mW}/\text{cm}^2$

- Ambitious: **ALPIDE** (token ring archi.)

↪ $\lesssim 5 \mu\text{s}$, $\lesssim 50 \text{ mW}/\text{cm}^2$

- Status :

- MISTRAL : real scale proto. operational

↪ $(5 \mu\text{m}, 40 \mu\text{s})$


- ASTRAL : in-pixel discriminator prototype validated

↪ $(5 \mu\text{m}, 20 \mu\text{s})$

- ALPIDE (CERN based development) : full scale prototype functional ↪ $(5\text{-}6 \mu\text{m}, 4\text{-}5 \mu\text{s})$


⊛ read-out time is for $1.3/1.4 \text{ cm}$ long columns $\simeq 2\text{-}2.5 \times$ VXD-L1 column length (for same pixels)

New ITS Layout



CDR – LHCC-2012-013

7 layers of MAPS



25 G-pixel camera
(10.3 m^2)

Outer layers

Middle layers

Inner layers

Beam pipe



Radial coverage
22 – 406 mm

700 krad/ $1 \times 10^{13} \text{ 1 MeV } n_{eq}$
Includes safety factor ~ 4

Synchronous Read-Out Architecture : Rolling Shutter Mode

■ Design addresses 3 issues:


- ↪ Increasing S/N at pixel-level
- ↪ A to D Conversion: at column-level (MISTRAL)
at pixel-level (ASTRAL)
- ↪ Zero suppression (SUZE) at chip edge level



■ Power vs speed:



- ↪ Power: only the selected rows ($N=1, 2, \dots$) to be read out
- ↪ Speed: N rows of pixels are read out in //
 - Integration time = frame readout time

$$t_{\text{int}} = \frac{(\text{Row readout time}) \times (\text{No. of Rows})}{N}$$





MISTRAL & ASTRAL : Schematics & Layouts

- MISTRAL** : rolling shutter with 2-row read-out & end-of column discriminators



- ASTRAL** : rolling shutter with 2-row read-out (\equiv MISTRAL) & in-pixel discriminators




- 1st Full Scale Building Blocks (FSBB) fab. in Spring '14 \mapsto FSBB-M0 lab tests \pm completed

MISTRAL Architecture Validation


- 1st step : Separate validation of each element composing signal sensing & processing chain :
 - Pixel array with 1-row read-out (1 discri./column)
 - Pixel array with 2-row read-out (2 discri./column)
 - Zero suppression circuitry with output buffers




- 2nd step : FSBB-M
 \approx 1/3 of MISTRAL :




Transfer function



Temporal noise






Fixed pattern noise



TN \approx 0.87 mV FPN \approx 0.55 mV

(total noise \approx 15-20 e⁻ ENC)





threshold


fake rate

threshold	fake rate	fake rate
4 mV	11870	1.4 10e-5
5 mV	3584	4.35 10e-6
6 mV	1092	1.32 10e-6
7 mV	406	4.96 10e-7
8 mV	236	2.86 10e-7

Synchronous Read-Out Architecture : In-Pixel Discrimination




- To provide adequate performance within small pixel
 - ✎ Structure selection: speed & power & offset mitigation vs area
 - Differential structure: preferable in mixed signal design
 - Two auto-zero amplifying stages + dynamic latch
 - ✓ OOS (Out Offset Storage) for the first stage and IOS (Input Offset Storage) for the second
 - Gain and power optimized amplifier
 - ✎ Very careful layout design to mitigate cross coupling effects
 - ✎ Conversion time: 100 ns; current: $\sim 14 \mu\text{A}/\text{discriminator}$
- Test results of in-pixel discriminator:
 - Discriminators alone: TN $\sim 0.29 \text{ mV}$, FPN $\sim 0.19 \text{ mV}$
 - Discriminators + FEE: TN $\sim 0.94 \text{ mV}$, FPN $\sim 0.23 \text{ mV}$




Asynchronous Read-Out Architecture : ALPIDE (Alice Pixel DEtector)

- Design concept similar to hybrid pixel readout architecture thanks to availability of Tower CIS quadruple well process: both N & P MOS can be used in a pixel
- Each pixel features a continuously power active:
 - ↳ Low power consumption analogue front end (Power < 50 nW/pixel) based on a single stage amplifier with shaping / current comparator
 - High gain ~ 100
 - Shaping time few μs
 - ↳ Dynamic Memory Cell, ~ 80 fF storage capacitor which is discharged by an NMOS controlled by the Front-End
- Data driven readout of the pixel matrix, only zero-suppressed data are transferred to the periphery








Courtesy of W. Snoeys / TWEPP-2013



ALPIDE Architecture Validation

- **1st step : pALPIDE to validate fast pixel read-out**
 - pALPIDE : 64 columns of 512 pixels ($22\ \mu\text{m} \times 22\ \mu\text{m}$)
 - Analog output of one pixel tested with ^{55}Fe source
 \hookrightarrow expected time resolution confirmed
- **2nd step : Full scale ALPIDE**
 - Final sensor dimensions : $15\ \text{mm} \times 30\ \text{mm}$
 - About 0.5 M pixels of $28\ \mu\text{m} \times 28\ \mu\text{m}$
 - 4 different sensing node geometries
 - Possibility of reverse biasing the substrate



Comments on ILD Vertex Detector Requirements


- Expected $N(\text{hits})/\text{cm}^2/\text{BX}$ at 500 GeV & 1 TeV with anti-DID, for each ILD-VXD layer (DBD) :

Layer	1	2	3	4	5	6
0.5 TeV	6.3 ± 1.8	4.0 ± 1.2	0.25 ± 0.11	0.21 ± 0.09	0.05 ± 0.03	0.04 ± 0.03
1 TeV	11.8 ± 1.0	7.5 ± 0.7	0.43 ± 0.13	0.36 ± 0.11	0.09 ± 0.04	0.08 ± 0.04

- Occupancy in L1 and L2 :

- * L1 : $17 \mu\text{m} \times 17 \mu\text{m}$ pixels (cluster mult. $\simeq 5$)
Pixel occ. at 500 GeV $\simeq 10^{-4}/\text{BX} \Rightarrow 10^{-2}/50 \mu\text{s}$
- * L2 : $17 \mu\text{m} \times 102 \mu\text{m}$ pixels (cluster mult. $\simeq 3$)
Pixel occ. at 500 GeV $\simeq 2 \times 10^{-4}/\text{BX} \Rightarrow 10^{-3}/2.5 \mu\text{s}$
- * 1 TeV : twice higher occupancy
- * Luminosity upgrade : 4 times higher occupancy
- * Large uncertainties (MC stat., anti-DID uncertainty, etc.)

\Rightarrow **Safety margins required on param. governing occupancy**



Upcoming Sensors (Partly) Based on the ALICE Development

- **Spin-off of MISTRAL :**

- best suited to reach $\lesssim 2.8 \mu m$ resolution in L1 **BUT** pixels of $17 \mu m \times 17 \mu m \Rightarrow \lesssim 60 \mu s$ r.o. time
- alternative with 2-row read-out : pixels of $20 \mu m \times 14 \mu m \Rightarrow \lesssim 40 \mu s$ r.o. time

- **Spin-offs of ASTRAL :**

- L2 : pixels of $17 \mu m \times 102 \mu m \Rightarrow \sim 7 \mu m \oplus 2.5 \mu s$
- L1 & L2 : pixels of $22 \mu m \times 33 \mu m \Rightarrow 5 \mu m \oplus 8 \mu s$
 \hookrightarrow mini-vectors $\cong 3.5 \mu m \oplus 4-8 \mu s$
- L3-L6 : pixels of $\lesssim 22 \mu m \times 33 \mu m \Rightarrow 4-5 \mu m \oplus 30 \mu s$


- **Spin-offs of ALPIDE :**

- L2 : pixels of $25 \mu m \times 25 \mu m \Rightarrow 5 \mu m \oplus < 5 \mu s$
- L2 : pixels of $15 \mu m \times 125 \mu m \Rightarrow 8 \mu m \oplus < 1 \mu s$ reachable ?

- **Spin-offs of MIMOSA-31, MISTRAL & MIMADC :**

- L3-L6 : pixels of $35 \mu m \times 35 \mu m \Rightarrow 4 \mu m \oplus 60 \mu s$
- L1-L2 : pixels of $25 \mu m \times 25 \mu m \Rightarrow 3 \mu m \oplus 20 \mu s$ or $25 \mu m \times 35 \mu m \Rightarrow 3.5 \mu m \oplus 15 \mu s$???

- **MIMOSA-33 : Fine Pixels of $4 \mu m \times 4 \mu m$ with delayed (analogue) read-out**



SUMMARY

- **CPS are validated for vertex detectors** : STAR-PXL physics run of Spring '14
 ↪ architectures developed in $0.35\ \mu m$ CMOS process comply with ILD-DBD requirements
 BUT are far from the real potential of CPS
- **Faster read-out would alleviate vulnerability to unknowns**
 associated to beam related background and track reconstruction performance
 ↪ main motivation for further R&D, with **single bunch tagging** as ultimate (realistic ?) goal
- **ALICE-ITS \equiv new driving application of CPS, based on a better suited (180 nm) process**
 - MISTRAL \cong MIMOSA-28 with twice faster read-out : validated at real scale
 - ASTRAL \equiv MISTRAL with in-pixel discri. \Rightarrow twice faster : validated at small proto. scale
 - ALPIDE (CERN) : asynchronous read-out (few μs r.o. time) : 1st full scale proto. test results satisfactory $\Rightarrow \geq$ **2-4 times faster read-out w.r.t. $0.35\ \mu m$ techno., with up to 60 % power reduction**

- **Next steps :**

- finalise ALICE-ITS sensor prototyping in 2015
- start deriving CPS for VXD in 2016/17 \mapsto baseline \triangleright

Layer	σ_{sp}	t_{int}
ILD-VXD/In	$< 3/5\ \mu m$	30-40/8 μs
ILD-VXD/Out	$\sim 3.5/4\ \mu m$	80/120 μs

- **Topics not addressed here:** alternative CPS designs, CPS for trackers, PLUME devts, etc.

ILD - VXD Concept Addressed

- **Two types of CMOS Pixel Sensors :**

- **Inner layers :** Priority to read-out speed & spatial resolution
- **Outer layers :** Priority to power consumption and good resolution

- **Inner layers : $\sim 300 \text{ cm}^2$**

- L1 : small pixels with end-of-column

binary charge encoding $\mapsto \lesssim 3 \mu\text{m}$

⊕ $20 \times 14 \mu\text{m}^2$ with 2-row read-out : $\lesssim 40 \mu\text{s}$

⊕ $17 \times 17 \mu\text{m}^2$ with 1-row read-out : $60 \mu\text{s}$

\hookrightarrow 2-row read-out : $30 \mu\text{s}$ (tbc)

- L2 : elongated pixels with in-pixel binary charge encoding $\mapsto \sim 5 \mu\text{m}$

⊕ $22 \times 33 \mu\text{m}^2$ with 2-row read-out : $\sim 8 \mu\text{s}$

⊕ $22 \times 33 \mu\text{m}^2$ with 4-row (tbc) read-out : $\sim 4 \mu\text{s}$

- **Outer layers : $\sim 3000 \text{ cm}^2$**

- L3-6 : large pixels with end-of-col 3-4 bit ADCs

- $35 \times 35 \mu\text{m}^2$ pixels : $\lesssim 4 \mu\text{m}$ & $120 \mu\text{s}$

- $25 \times 50 \mu\text{m}^2$ pixels : $\lesssim 4 \mu\text{m}$ & $80 \mu\text{s}$

