

# FPGA STATUS WORK IN IFJ PAN



Witold Daniluk, Bartosz Dziedzic, Tomasz Wojtoń Leszek Zawiejski Institute of Nuclear Physcics Polish Academy of Sciences, Cracow



#### The new readout board design - elements



#### ASIC output: 220 bits in 22 words (16 channels x 10b + 2 x 8b (commas) + coding (8b/10b)

Comma 0	Comma 1	Channel 0	Channel 1	Channel 2	Channel 3	3 Channe	4 Ch	annel 5	Channel 6	
0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7 8 9	0 1 2 3 4 5 6 7 8 9	0 1 2 3 4 5 6 7 8 9	0 1 2 3 4 5 6 7	7 8 9 0 1 2 3 4 5 6	7 8 9 0 1 2 3	4 5 6 7 8 9	0 1 2 3 4 5 6 7 8	901
0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7 0 1	. 2 3 4 5 6 7 0 1 2 3	3 4 5 6 7 0 1 2 3 4 5	6 7 0 1 2 3 4 5	5 6 7 0 1 2 3 4 5 6	7 0 1 2 3 4 5	6 7 0 1 2 3	4 5 6 7 0 1 2 3 4	5 6 7
Code 0	Code 1	Code 2	Code 3 Cod	de 4 Code 5	Code 6	Code 7	Code 8	Code	e 9 Code :	.0
0 1 2 3 4 5 6 7 8 9	0 1 2 3 4 5 6 7 8 9	0 1 2 3 4 5 6 7 8 9 0 1	234567890123	4 5 6 7 8 9 0 1 2 3 4 5 6	7 <mark>8 9</mark> 0 1 2 3 4 5 6	678901234567	<mark>8 9</mark> 0 1 2 3 4 5 6 7	8901234	56789012345	6789
0 1 2 3 4 5 6 7 8 9	10111213141516171819	2021 0 1 2 3 4 5 6 7 8 9	101112131415161718192021	0 1 2 3 4 5 6 7 8 9 1011121	314151617181920210	0 1 2 3 4 5 6 7 8 9 1011	213141516171819202	0 1 2 3 4 5 6	7 8 9 10 11 12 13 14 15 16 1	718192021
Serializer word 0		Serializ	er word 1	Serializer word 2	2	Serializer wo	rd 3	Serializer word 4		

Channel 7	Channel 8		Channel 9		Channel 10		0	Channel 11	Channel 12		Channel 13		Channel 14		Channel 15	
2 3 4 5 6 7 8 9	0 1 2 3 4 5 6 7	B 9	0 1 2 3 4 5	6 7 8 9	0 1 2 3	4 5 6 7	7 8 9 0 1	2 3 4 5 6 7 8 9	0 1 2 3 4	5 6 7 8 9	0 1 2 3 4 5	6 7 8 9	0 1 2 3	4 5 6 7 8 9	0 1 2 3 4 5 6 7 8 9	
0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7	0 1	2 3 4 5 6 7	0 1 2 3	4 5 6 7	0 1 2 3	3 4 5 6 7	0 1 2 3 4 5 6 7	0 1 2 3 4	56701	2 3 4 5 6 7	0 1 2 3	4 5 6 7	0 1 2 3 4 5	<b>7</b> 0 1 2 3 4 5 6 7	
Code 11 Code 12			Code 13 Code 14		14	Code 15		Code 16	Code 17		Code 18	Code 19		Code 20	Code 21	
0 1 2 3 4 5 6 7 8 9	0 1 2 3 4 5 6 7 8 9	0 1 2	3 4 5 6 7 8 9	01234	56789	0123	4 5 6 7 8 9	0123456789	012345	678901	2 3 4 5 6 7 8 9	01234	56789	0 1 2 3 4 5 6 7	890123456789	
0 1 2 3 4 5 6 7 8 9	10111213141516171819	021 0	1 2 3 4 5 6 7	8 9 10 11 12	1314151617	18 <mark>19</mark> 2021	0 1 2 3 4 5	5 6 7 8 9 101112131415	161718192021	0 1 2 3 4 5	6 7 8 9 10 11 12 13	14151617181	9202101	2 3 4 5 6 7 8 9	101112131415161718192021	
Serializer word 5			Serializer word 6			Serializer word 7			Serializer word 8				Serializer word 9			



## FPGA - Data flow

In working with FPGA the whole project is devided to smaler modules and XILINX provides special functions to support them.

Schematic view of the data flow within the FPGA, with some active modules between which the data flow take place



#### FPGA - motherboard test of the transceiver



Arrows show direction of movement of the signal

- Used a transceiver on the board with the transmitter connected to the receiver Tests of receiver were started after the implementation the transmitter
- At this stage we have defined a sequence of bits thad are send and verify at receiver. Everything works also on a single cable
- Work is ongoing on the final generator target data frames with 220 bits coming from ASIC.
  It will be string of bits (with comma's inside) and receiver should recognize where is a comma what allowing for proper bits interpretation in this string until the new comma will appear

Evaluation board contains FPGA-Artix 7 XC7A200T (XILINX) with GTP transceivers with the maximum bandwidth 6.6 Gb/s. For 1 ASIC working with 20 MHz sampling, the expected rate is 4.4 Gb/s and GTP link is enought for tests it and for SMA connectors only one transceiver can be set

#### Transceiver test - 3.125 Gb/s rate

The bit error ratio mesurement. A map shows the ratio of the error count to the sample count, and a color map represents log10(BER) – bit error ratio. The blue color represents area with a small number of errors and red one where attempt to read signals gives the only errors (using IBERT function)





thick cable

#### thin cable

It is not observed change in the signal transmission quality for cables with different thickness

### Transceiver test (cd) - 6.25 Gb/s rate



thin

thick

Cables of different thickness: the change in signal qulity for the thin cable Large effect can be expected for the long cables



Big distortion of the signal shape when cables had different length

### Other Xilinx FPGA board

For developing the project of the new readout board another FPGA board is considered





- 7 series offers a full transceiver portfolio for variant customer needs
  - Ultra-high performance GTZ: 28.05Gb/s X 16
  - High-end Low-power GTH: 13.1Gb/s X 96
  - Mid-Range GTX: 12.5Gb/s X 32
  - High-Volume Low-Power GTP: 6.6Gb/s X 16
- Virtex-7 HT has up to 2.802Tbps total transceiver bandwidth
  - · 16 GTZ and 72 GTH transceivers

# **SUMMARY**

- Test of transceiver on the FPGA board was curried out for simple bits configuration using internal generator. No problem was found, everything works properly
- Work is ongoing on the generator which will provide the bit string structure, the same as those received from real ASIC output. This will be implementation a piece of FPGA structure