

Pixellated Option of SIT Derived from CPS Development for ALICE & CBM


M.Winter / IPHC, 30 June 2017

Contents


- **Current pixel sensor and ladder developments used to derive a pixellated SIT concept**
- **Expected performances**
- **Potential improvements**
- **Summary**

Starting point: CPS for the ALICE-ITS & CBM-MVD

ALICE-ITS



CBM-MVD



Pixel dimensions	$26.9\mu m \times 29.2\mu m$	$26.9\mu m \times 30.2\mu m$
Spatial resolution	$\sim 5\mu m$	$\sim 5\mu m$
Time resolution	$5-10\mu s$	$\sim 5\mu s$
Hit rate	$\sim 10^6/cm^2/s$	$\sim 10^8/cm^2/s$
Power consumption	$\lesssim 20-35\text{ mW}/cm^2$	$< 200\text{ mW}/cm^2$
Insensitive area	$\sim 1.2\text{mm} \times 30\text{mm}$	$1.5\text{mm} \times 31\text{mm}$
Rad. tolerance	$300\text{ kRad} \ \& \ 2 \cdot 10^{12}\text{ n}_{eq}/cm^2$	$1-3\text{ MRad} \ \& \ 1-3 \cdot 10^{13}\text{ n}_{eq}/cm^2$


Improving the Time resolution

- **Elementary read-out region:**

- 8 pairs of columns counting 512 pixels
- pitch $\simeq 22\text{--}29 \mu\text{m}^2 \Rightarrow S(\text{region}) \simeq 4\text{--}7 \text{ mm}^2$

- **Expected performances:**


- signal peaking time $\lesssim 2 \mu\text{s}$
- single pixel address read-out takes 50 ns (20 MHz clock)
- if clusters have 5 pixels (inclined e^\pm tracks)
 - $\Rightarrow 250 \text{ ns / hit} \Rightarrow 4 \text{ hits/region}/\mu\text{s}$
 - $\Rightarrow 100 \text{ hits/cm}^2/\mu\text{s}$
- if clusters have 3 pixels (BS at "larger" radii or signal)
 - $\Rightarrow 150 \text{ ns / hit} \Rightarrow 7 \text{ hits/region}/\mu\text{s}$
 - $\Rightarrow \lesssim 200 \text{ hits/cm}^2/\mu\text{s}$



Application to ILD Silicon Inner Tracker (SIT)

- **Concept :**

- 2 double-sided layers \Rightarrow 2 mini-vectors per track
 \Rightarrow improved spatial resolution & track seeding
- Baseline sensor performances:
 - $\sigma_{R\Phi,Z} = 5 \mu m$
 - $\Delta t = 1 \mu s$ (assumes compressed peaking time)




- **Expected occupancies :**

- Beamstrahlung: 10^{-2} hits/cm²/μs
 \Rightarrow negligible impact on read-out time and size of data sample
- Physics: may be $> 4-5$ hits/region/μs
 \Rightarrow governs read-out time \Rightarrow **MC values required**

- **Read-out time :**

- Assume 3 pixels/hit (signal)
- $4-5$ hits/region/μs \Rightarrow 12/15 pixels hit
 \Rightarrow 600/750 ns read-out time needed




Potential improvements of the Time resolution





- **Potential improvements on the 2 parametres governing the read-out speed:**
 - pixel address encoding: 50 ns \rightarrow 25 ns
 - signal shaping during pre-amplification: $2 \mu s \rightarrow \lesssim 500$ ns
- **Pixel address encoding:**
 - revisit the hierarchy of the priority encoder
 - reduce the number of nodes/steps
 - \hookrightarrow accelerating the clock frequency to 40 MHz (minor impact on power consumption)
- **Signal shaping:**
 - increase the pixel current to shorten the time-over-threshold **but** $I_{pix} \sim 1/t_{shaping}$
Ex: going from $2 \mu s$ to ~ 300 ns requires $\gtrsim 5$ times higher current in the pixel
(power density of pixel array raises from 8 mW/cm^2 to $\gtrsim 40 \text{ mW/cm}^2$)
- **Remark:**
 - the above applies to the TJsc $0.11/0.18 \mu m$ CMOS process
 - \Rightarrow smaller feature size and larger N(Metal Layers) would allow further improvements
 - alternative sensor architectures are being explored, aiming at read-out times $\ll 1 \mu s$

GUARIGUANCHI Tool [A. Pérez-Pérez]

- **Track resolution and efficiency main aspects for tracker design. Mainly dependent on**
 - Geometry (material distri.), detector performances (σ_{sp} , $t_{R.O.}$, ϵ_{det}), and hit rate (environment)
- **Guariguanchi Tool: analytical calculation of average track resolution and pseudo tracking efficiency**
 - Average track resolution calculated using nominal trajectory and covariance matrix (including multiple scattering) of measured points
 - Pseudo-efficiency calculated with simple model of probability for adding background hits to track
- **Calculation ignores effects only accounted for with full simulation, but it has some advantages**
 - Quick calculation of tracking performances for several geometries
 - Can be used to identify the crucial parameters in detector optimization process
 - Identify subset of detector geometries for full simulation



GUARIGUANCHI: Rec. Eff., Pt & DCA Resolution



- **Ccl:** Pixellated SIT improves (moderately) tracking & vertexing wrt DBD (together with $4\mu m$, $4\mu s$ VXD)

SUMMARY

- **Double-sided, pixellated SIT can be envisaged, based on present achievements of CPS (ALICE \rightarrow CBM) and ultra-light double-sided ladders (PLUME)**

- **Expected performances for the ILD-SIT:**

- CPS allow for double-sided layers \Rightarrow mini-vectors
- $\sigma_{sp} \gtrsim 5 \mu m$ in both directions
- $\Delta t \sim 1 \mu s$ **to be confirmed**
by MC simulation of signal hit density

- **Remarks:**

- Option under study: store data on chip during full train. followed by slow, low power, data transfer and to outer (& second ?) layer(s) of VXD
- A faster read-out needs another step in R&D achievements (on-going)
- R&D also addresses power saving together with **mild power cycling**

